IndiaChip

pc3d01 analog input pc3o01 analog output Pvdi core vdd Pv0i core VSS Pvda pad VDD Pv0a pad VSS On Feb

Hi all, This is Vishal Sharma from IIT Indore. Has anyone completed the design for tapeout using SCL

Hi, You need merge gds of all cells with your top level gds. Then run drc, lvs on merged gds. Thanks

Respected all, I am looking for your valuable help and suggestions required to simulate the memory

Dear All, I am trying to go through the complete ASIC design flow with cadence environment and 180nm.

Thank you sir for the information. Thanks & regards, Vishal Sharma On Fri, Jul 29, 2016 at 10:56

http://fhimages.com/v2site_images/testimonials/multi1/section15/shffujk.html

Dear All, Indiachip Analog1 packaged chips have been posted from IISc to resp. institutions. I

Dear All, We have received a package of chips, which contain bare dies, we have observed under

Dear Ramesh Kini we have verified rest of the naked dies and found that the naked dies are of

Dear Prof.Kini, These chips belong to us. We had requested for bare dies for various tests. We have

Dear Madam/Sir, We are happy to inform you that Fourth ISSS National Conference On Microsystems,

Hi , Our government is churning out one hazardous bill after another. This time it is a bill called

Dear All, Please find attached the poster of a seminar on " Role of ICT in Improving Quality of

hi all When I do CTS for the digital block I get the following error: <clockDesign CMD>

Hi, Sorry but I could not find attachments, but I think what you are referring to is that if an

Hi, I think you can safely ignore the above warnings and proceed with integration. On Mon, Jan 4,

Hi Savi, Follow the steps given in attached user guide. -- With regards, VLSI Design and Research Lab

Hi all, Thank you. I could get through synthesis step of the ANALOGESD. For generating the ABSTRACT

Hello, Analog ESD is using N_33_GII and P_33_GII transistors for buffers/inverters which may not be

Hi, I have attached the .tf file with prrouting info. as requested. -- With regards, VLSI Design and

Dear All, As discussed in the integrator's meeting and on indiachip. We have designed a 600uA

Dear Naveen, Please find enclosed the files for integration of Analog ASIC of neuron. The figures of

Hello Kukade, We are using G-01-MIXED_MODE-RFCMOS18-1.8V-3.3V-1P6M-MMC for analog . Are we in the

Dear All, We would like to have a conference meeting of all Analog Chip 1 group members to finalize

After discussion with Mr. Ramaswamy from NITT we think all analog groups could use unbuffered outputs

---------- Forwarded message ---------- From: chandrashekhar kukade <shekha...@gmail.com>

Dear NITT Team, We have designed a two stage Opam, and used it in unity gain configuration as a

To All Analog Chip integrators, In the analog I/O pad library, we have option for staggered or In-

Hello, I have uploaded analog Mux/Demux(4:1) file ( MuxTx.tar.gz). Regards, Anurag Zope VNIT, Nagpur