BlackIceMX and PLL in IceStudio: ERROR: expected PCF syntax 'set_io cell pin' (on line 11) .

130 views
Skip to first unread message

Gregory

unread,
Aug 29, 2023, 4:04:40 PM8/29/23
to FPGAwars: explorando el lado libre

Hi,

I am a new beginner in FPGA and IceStudio. I am testing an Rx-Tx-echo .ice sketch (attached under) on a BlackIce MX board. The Rx and Tx block are borrowed from the j1a-BlackIceII.ice example. I also use the PLL block from the same example to get a 12 MHz clock from the 60 MHz one (clk from the BlackIce MX). I got the PLL parameters from running the icepll tool (https://github.com/mystorm-org/BlackIce-II/wiki/PLLs). However, when building the .ice, I  am getting an error message saying:

ERROR: expected PCF syntax 'set_io cell pin' (on line 11) .

This seems to come from the PLL part as I am getting the same error message when trying to verify the PLL block alone. Also, I have managed to build, verify and upload other .ice examples on the BlackIce MX examples, so the board seems to be functioning. 

Are there any additional modifications to be done to the .pcf to have to have this sketch working? and if yes, which ones?

Any help would be appreciated.

Regards,

Greg

05-Rx-TX-echo_BlackIceMX.ice

Democrito

unread,
Aug 29, 2023, 6:24:01 PM8/29/23
to FPGAwars: explorando el lado libre
Hi Greg,

labels.png
As it appears to me in the scheme, you have put physical pins (I mark it in red), when they have to be labels.

physic pins.png

And aside from this, those physical inputs and outputs must be declared as pins that can be assigned a physical pin of the FPGA, if that were the case.

I attach another circuit where the PLL is already integrated, you just have to declare the correct frequency on the pin that indicates that.

Greeting.


New_RX_TX.ice

charli va

unread,
Aug 30, 2023, 1:41:06 AM8/30/23
to fpga-wars-explora...@googlegroups.com
Hi Greg! In Icestudio, "tags" are like invisible wires, to simplify and make your design more readable (trying to clean up messy designs).

As Democritus explains, you cannot use physical pins to "connect" blocks, this type of element (inputs and outputs) should be used only for the physical input and output pins of your FPGA.

In the same way the uart0_label in your layout does nothing because this "output label" needs its corresponding input label to function as a wire connecting these points.

If you have questions or need help, tell us!

--
Has recibido este mensaje porque estás suscrito al grupo "FPGAwars: explorando el lado libre" de Grupos de Google.
Para cancelar la suscripción a este grupo y dejar de recibir sus mensajes, envía un correo electrónico a fpga-wars-explorando-el...@googlegroups.com.
Para ver esta conversación en el sitio web, visita https://groups.google.com/d/msgid/fpga-wars-explorando-el-lado-libre/b5f6c0e3-3a53-4c42-aac8-29c414925aaan%40googlegroups.com.
Reply all
Reply to author
Forward
0 new messages