Wiring FPGA pins that are bi-directional

51 views
Skip to first unread message

Rob Holmes

unread,
Mar 12, 2024, 10:57:47 AMMar 12
to FPGAwars: explorando el lado libre
Apologies if this question is obvious, but i'm laying out my SRAM controller and was about to wire it up and realized that i don't know how to wire a set of FPGA pins that can be both read from and written to in icestudio

Ive attached a screenshot, the bank of pins circled in green are attached to the SRAM's io pins and so need to be both read from and written to at different points in time.

I cant have duplicate pins, so cannot create an output block with the same pins.

How do i manage this?




sramio.png

charli va

unread,
Mar 12, 2024, 11:08:16 AMMar 12
to fpga-wars-explora...@googlegroups.com
Hi! you could use "inOut" ports in your blocks, when you double click to open de in, out and parameters definition of a block or a code block, in the bottom you could see this input fields:
The definition is like the in or output ports:

Captura de pantalla 2024-03-12 a las 16.04.16.png

inout left and inout right works in the same way , are the same (bidirectional ports), the only reason for this two inputs is in wich side of the graphic block appears in Icestudio .

If i don't explain well, please tell me!

--
Has recibido este mensaje porque estás suscrito al grupo "FPGAwars: explorando el lado libre" de Grupos de Google.
Para cancelar la suscripción a este grupo y dejar de recibir sus mensajes, envía un correo electrónico a fpga-wars-explorando-el...@googlegroups.com.
Para ver esta conversación en el sitio web, visita https://groups.google.com/d/msgid/fpga-wars-explorando-el-lado-libre/ceb6685d-f92e-47c4-b102-f83b3e9e2869n%40googlegroups.com.

Rob Holmes

unread,
Mar 12, 2024, 11:13:23 AMMar 12
to fpga-wars-explora...@googlegroups.com
Im probably misunderstanding but i dont have those options..... I only have input or output ...

image.png

image.png

charli va

unread,
Mar 12, 2024, 11:22:41 AMMar 12
to fpga-wars-explora...@googlegroups.com
In the input and outputs you should show InOut pin checkbox:

Captura de pantalla 2024-03-12 a las 16.21.23.png

You probably use the stable release or old wip. Please donwload the latest from (https://downloads.icestudio.io).



Rob Holmes

unread,
Mar 12, 2024, 11:32:21 AMMar 12
to fpga-wars-explora...@googlegroups.com
Ah, ill get the latest WIP, however none of the download links work for me at the moment.



Democrito

unread,
Mar 12, 2024, 11:38:14 AMMar 12
to FPGAwars: explorando el lado libre
Carlos, la web de descarga no funciona, sale esto:

status error download icestudio.png

charli va

unread,
Mar 12, 2024, 11:45:23 AMMar 12
to fpga-wars-explora...@googlegroups.com
Sorry! github quotas, i'm telling you in few minutes!

El mar, 12 mar 2024 a las 16:38, Democrito (<spo...@gmail.com>) escribió:
Carlos, la web de descarga no funciona, sale esto:

status error download icestudio.png

--
Has recibido este mensaje porque estás suscrito al grupo "FPGAwars: explorando el lado libre" de Grupos de Google.
Para cancelar la suscripción a este grupo y dejar de recibir sus mensajes, envía un correo electrónico a fpga-wars-explorando-el...@googlegroups.com.

charli va

unread,
Mar 12, 2024, 12:03:30 PMMar 12
to fpga-wars-explora...@googlegroups.com
Try again! 

Rob Holmes

unread,
Mar 12, 2024, 12:04:09 PMMar 12
to fpga-wars-explora...@googlegroups.com
Reply all
Reply to author
Forward
0 new messages