Fireaxe partitioning in Verilog

[Muhammad Akhtar]

Hello,

If your target design includes a large chunk of verilog code, can fireAxe partition the verilog blocks across multiple FPGAs and still ensure cycle accuracy?