Groups
Groups
Sign in
Groups
Groups
ESESC
Conversations
About
Send feedback
Help
ESESC
Contact owners and managers
1–30 of 208
ESESC is a fast architectural simulator. It provides an integrated performance, power and temperature modelling tool chain, supporting single and multicore configurations.
ESESC source code is available here:
https://github.com/masc-ucsc/
esesc
Blog posts and tutorials are posted here:
http://masc.cse.ucsc.
edu/esesc/
Mark all as read
Report group
0 selected
Gabriel Southern
, …
Jose Renau
10
2/5/19
Announcement
ESESC switching to MIPS64
This is an old checkout, when you do a git pull to the latest, you'll see different directories (
unread,
Announcement
ESESC switching to MIPS64
This is an old checkout, when you do a git pull to the latest, you'll see different directories (
2/5/19
Gabriel Southern
3
6/15/14
Announcement
ESESC Tutorial at ISCA on June 14
Thanks to everyone who attended the tutorial. We hope it was useful and look forward to seeing new
unread,
Announcement
ESESC Tutorial at ISCA on June 14
Thanks to everyone who attended the tutorial. We hope it was useful and look forward to seeing new
6/15/14
Jose Renau
4/19/20
New discussion group
Hello, I am going to deprecate this (not so use) mailing list. I created a new gitter esesc channel
unread,
New discussion group
Hello, I am going to deprecate this (not so use) mailing list. I created a new gitter esesc channel
4/19/20
ZHAO KANG
,
Jose Renau
2
11/12/19
Trying to enablePower with mips64
Alamelu was the last student that used the power model. The issue is that has not been used in
unread,
Trying to enablePower with mips64
Alamelu was the last student that used the power model. The issue is that has not been used in
11/12/19
ZHAO KANG
,
Jose Renau
2
11/7/19
Trying to support mips64r2, but nBranches is not accurate
Current esesc uses mipsR6. My guess is that you need to extend translate.c in qemu to also instrument
unread,
Trying to support mips64r2, but nBranches is not accurate
Current esesc uses mipsR6. My guess is that you need to extend translate.c in qemu to also instrument
11/7/19
aaku...@ncsu.edu
,
Jose Renau
2
4/12/19
Q&A
Oracle Branch Predictor
the BPOracle is just for the Taken/No-Taken predictor. If both BPOracle and BTB are oracle, you get
unread,
Q&A
Oracle Branch Predictor
the BPOracle is just for the Taken/No-Taken predictor. If both BPOracle and BTB are oracle, you get
4/12/19
Alireza Heidar-Barghi
,
Jose Renau
2
3/15/19
Q&A
Simulator freezes for 8-threaded application at some point!
I do not know. I have not run ARMv7 for Years. We use MIPS and RISCV. I tried MIPS with the FFT and
unread,
Q&A
Simulator freezes for 8-threaded application at some point!
I do not know. I have not run ARMv7 for Years. We use MIPS and RISCV. I tried MIPS with the FFT and
3/15/19
aaku...@ncsu.edu
,
Jose Renau
2
3/5/19
Q&A
Doubts in BP working
To restrict the fetch prediction per boundary. In hardware there tends to be no time to compute the
unread,
Q&A
Doubts in BP working
To restrict the fetch prediction per boundary. In hardware there tends to be no time to compute the
3/5/19
aaku...@ncsu.edu
,
Jose Renau
2
2/26/19
Q&A
Understand branch predictor configuration in simu.conf.samurai
There are 2 branch predictors because processors can have a fast and a slow branch predictor Jose
unread,
Q&A
Understand branch predictor configuration in simu.conf.samurai
There are 2 branch predictors because processors can have a fast and a slow branch predictor Jose
2/26/19
aaku...@ncsu.edu
,
Jose Renau
2
2/25/19
Q&A
Help for running Crafty on ESESC
crafty reads the input setup from stdin (not as an argument) ./esesc <crafty.input Jose Renau
unread,
Q&A
Help for running Crafty on ESESC
crafty reads the input setup from stdin (not as an argument) ./esesc <crafty.input Jose Renau
2/25/19
aaku...@ncsu.edu
2/4/19
Q&A
ESESC on MIPS
Hello Everybody, I am new to ESESC. I wanted to know how to run MIPS on ESESC and QEMU? If you have
unread,
Q&A
ESESC on MIPS
Hello Everybody, I am new to ESESC. I wanted to know how to run MIPS on ESESC and QEMU? If you have
2/4/19
naveed ul Mustafa
,
aaku...@ncsu.edu
3
1/31/19
Q&A
Compiling ESESC for the first time
I don't remember how I resolved the error as I used ESESC 2 years ago. Following link might be
unread,
Q&A
Compiling ESESC for the first time
I don't remember how I resolved the error as I used ESESC 2 years ago. Following link might be
1/31/19
aaku...@ncsu.edu
1/31/19
Q&A
Error while running ESESC
Hello, I am facing this error when i am following the instructions on this page: https://github.com/
unread,
Q&A
Error while running ESESC
Hello, I am facing this error when i am following the instructions on this page: https://github.com/
1/31/19
aaku...@ncsu.edu
,
Jose Renau
8
1/31/19
Q&A
Error in make during compilation
my mistake, a bug because it should initialize everything to zero (feel free to create a pull request
unread,
Q&A
Error in make during compilation
my mistake, a bug because it should initialize everything to zero (feel free to create a pull request
1/31/19
aaku...@ncsu.edu
,
Jose Renau
2
1/30/19
Q&A
CMake Error
Maybe it is a cmake version problem. If you use the latest esesc, we run regression with Travis and a
unread,
Q&A
CMake Error
Maybe it is a cmake version problem. If you use the latest esesc, we run regression with Travis and a
1/30/19
Goverdhan Reddy
, …
Jose Renau
6
10/18/18
Q&A
Designing hardware accelerator
Check the code inside AccProcessor.cpp. The idea is that you can generate traffic to the caches like
unread,
Q&A
Designing hardware accelerator
Check the code inside AccProcessor.cpp. The idea is that you can generate traffic to the caches like
10/18/18
Alireza Heidar-Barghi
6/25/17
Q&A
Blocking MSHR problem for shared L2 cache
Hello, I have noticed two requests are running in parallel for the shared L2 cache with blocking MSHR
unread,
Q&A
Blocking MSHR problem for shared L2 cache
Hello, I have noticed two requests are running in parallel for the shared L2 cache with blocking MSHR
6/25/17
Alireza Heidar-Barghi
, …
Bilal Siddiqui
5
4/13/17
Q&A
Huge latency for some instructions
I have a similar problem in that the Resource Objects all seem to use the same 1 cycle latency for
unread,
Q&A
Huge latency for some instructions
I have a similar problem in that the Resource Objects all seem to use the same 1 cycle latency for
4/13/17
Bilal Siddiqui
3/23/17
Q&A
Possible Compilation Problems
The Debug build fails for the master branch with the following (macro expansion problems) while the
unread,
Q&A
Possible Compilation Problems
The Debug build fails for the master branch with the following (macro expansion problems) while the
3/23/17
Hadi Brais
3/2/17
Q&A
What address translation mechanisms are used in ESESC?
Hi, At each level of the cache hierarchy, what address translation mechanisms (VIVT, PIPT, VIPT, PIVT
unread,
Q&A
What address translation mechanisms are used in ESESC?
Hi, At each level of the cache hierarchy, what address translation mechanisms (VIVT, PIPT, VIPT, PIVT
3/2/17
Yomi Karthik
,
Jose Renau
2
2/3/17
Q&A
CUDA kernel in ESESC
Not an easy project. It took at PhD student over 2 Years to get CUDA running with ESESC. On 2/3/2017
unread,
Q&A
CUDA kernel in ESESC
Not an easy project. It took at PhD student over 2 Years to get CUDA running with ESESC. On 2/3/2017
2/3/17
Alireza Heidar-Barghi
,
Jose Renau
2
1/30/17
Q&A
Replacing cache coherency protocol MOESI (ARM-version ESESC) with MESI (MIPS-version ESESC)
I would recommend to switch to the MIPS version as it has many patches in coherence, and it has been
unread,
Q&A
Replacing cache coherency protocol MOESI (ARM-version ESESC) with MESI (MIPS-version ESESC)
I would recommend to switch to the MIPS version as it has many patches in coherence, and it has been
1/30/17
Yomi Karthik
,
Jose Renau
2
1/18/17
Q&A
Understanding syscalls on ESESC
All the syscalls are managed through qemu. Check misc/qemu/linux-user/syscall.c A malloc will not do
unread,
Q&A
Understanding syscalls on ESESC
All the syscalls are managed through qemu. Check misc/qemu/linux-user/syscall.c A malloc will not do
1/18/17
Goverdhan Reddy
1/16/17
Q&A
Understanding syscalls and function calls in ESESC
Hi, I am interested in knowing how syscalls and function calls are handled on ESESC. For example, how
unread,
Q&A
Understanding syscalls and function calls in ESESC
Hi, I am interested in knowing how syscalls and function calls are handled on ESESC. For example, how
1/16/17
Jose Renau
10/27/16
Re:
QEMU is pthreaded Each pthread is mapped to a different CPU Instructions are dynamically created, so
unread,
Re:
QEMU is pthreaded Each pthread is mapped to a different CPU Instructions are dynamically created, so
10/27/16
veejee
, …
Bilal Siddiqui
13
9/28/16
Q&A
Makefile:75: recipe for target 'all' failed
Good news. I have managed to compile and run ESESC on my Core 2 Duo machine. I used the following
unread,
Q&A
Makefile:75: recipe for target 'all' failed
Good news. I have managed to compile and run ESESC on my Core 2 Duo machine. I used the following
9/28/16
Anthony Cabrera
,
Jose Renau
2
9/27/16
Q&A
Problem with blackscholes benchmark
One difference is the ROI (region if interest) behavior. The default esesc has no roiOnly set (set to
unread,
Q&A
Problem with blackscholes benchmark
One difference is the ROI (region if interest) behavior. The default esesc has no roiOnly set (set to
9/27/16
Chao Peng
,
Jose Renau
2
8/7/16
Q&A
How to set the same configurations as the HPCA2013 paper?
The code has evolved since HPCA2013, but the default settings are the closest for sampling. On 8/6/
unread,
Q&A
How to set the same configurations as the HPCA2013 paper?
The code has evolved since HPCA2013, but the default settings are the closest for sampling. On 8/6/
8/7/16
kira...@umn.edu
7/23/16
Q&A
Getting Dynamic Power Numbers of Cache as Zero
Forgive me if this is a silly question but I just started using ESESC and ran some sample simulations
unread,
Q&A
Getting Dynamic Power Numbers of Cache as Zero
Forgive me if this is a silly question but I just started using ESESC and ran some sample simulations
7/23/16
veejee
,
Chao Peng
4
7/17/16
Q&A
Power enabled doesn't work
Thanks a lot! 2016-07-16 1:58 GMT+08:00 veejee <vijayalaksh...@gmail.com>: Hi, Yes, I
unread,
Q&A
Power enabled doesn't work
Thanks a lot! 2016-07-16 1:58 GMT+08:00 veejee <vijayalaksh...@gmail.com>: Hi, Yes, I
7/17/16
Chao Peng
, …
Gabriel Southern
4
7/13/16
Q&A
How to run the ARM executables or benchmark in ESESC?
Thanks so much! I will try to see the old version. Chao 2016-07-14 2:55 GMT+08:00 Gabriel Southern
unread,
Q&A
How to run the ARM executables or benchmark in ESESC?
Thanks so much! I will try to see the old version. Chao 2016-07-14 2:55 GMT+08:00 Gabriel Southern
7/13/16
Amin
6/22/16
Q&A
Adding data section to packets
Hello everybody. As you know, ESESC simulates metadata (eg, address) and does not include data
unread,
Q&A
Adding data section to packets
Hello everybody. As you know, ESESC simulates metadata (eg, address) and does not include data
6/22/16