You do not have permission to delete messages in this group
Copy link
Report message
Show original message
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to Electric VLSI Editor
I am a rookie.I am working on a project, its layout design of 4:1
Multiplexer.
I have planned to make it using three 2:1multiplexers. I made a cell
for 2:1 mux in electric vlsi 9.01
There's no DRC error. I did "compaction" (there's an option in
electric). But there's ERC well check error as well as are coverage
error. Why's that?
I can send you the library file so that you can suggest me something.
analog_match
unread,
May 7, 2012, 12:14:58 PM5/7/12
Reply to author
Sign in to reply to author
Forward
Sign in to forward
Delete
You do not have permission to delete messages in this group
Copy link
Report message
Show original message
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to electr...@googlegroups.com
Hi Yugal,
Send me your library file. Also send me the errors you are concerned about and your settings such as technology selected, metal layers, technology node setting etc.