I was trying to simulate a network of models in Ptolemy using Vergil.
Each model is a result of composition of interface automata with input
(?), output(!) and internal (;) transitions. However I always
encounter an exception saying that no port is found even for internal
transitions. Am I missing any theoretical aspect that should be
considered ?
thanks.
_Christopher