rofl
unread,Feb 10, 2015, 8:04:14 AM2/10/15You do not have permission to delete messages in this group
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to
I want to explicitly rename a simulink signal without getting a 'Signal label mismatch' from diagnostics. I don't want to switch the diagnostic off in general, but am looking for an explicit way of telling simulink, that here a name change should take place, but without using blocks that have other semantics (like a gain) or cause signal copies (non-virtual blocks).
This is necessary in several circumstances:
- the context changes, e.g. i have an input preprocessing block that feeds from input driver blocks with topological signal names. If the signal doesn't need any reformattings I still need to rename it to it's functional name (say Input_board5_Pin6 to TractionInterlock2) for further use in the application context.
- A library block has a named ouput signal that is (naturally) rather abstract (e.g. sig_filt) but outside the lib block I want to give it a more specific name (e.g. battery_current_filt).
- with a gateway functionality I need to rename a bus signal from the source network name to the destination network name.
I created a masked library block with "RENAME" on it that simply routes the signal through, but still got the mentionioned diagnostic warning because library blocks aren't exempted from the test.
I inserted a vector concatenation block with a single input, even though I wasn't really happy with an additional block inside the lib. That worked fine for non-busses, but with a bus signal I got really weird behaiviour. While a bus selector connected to the output still would show all named bus-signals, when initialising the model an error is thrown saying the respective signal could not be found in the bus.
So is there any clean way of renaming a signal in simulink?