HOTI 14 Final Call for Papers

2 views
Skip to first unread message

luc...@gmail.com

unread,
Apr 19, 2006, 10:58:19 AM4/19/06
to
APOLOGIES FOR MULTIPLE COPIES

===============================================================


IEEE Hot Interconnects 14
FINAL CALL FOR PAPERS
Stanford University, Palo Alto, CA USA
August 23-25, 2006

IMPORTANT DATE
Submissions deadline extended to
April 22, 2006 (Midnight, EDT)
http://www.hoti.org/hoti14/cfp.html


Sponsored by the
(Pending Approval)
IEEE Computer Society
Technical Committee on Microprocessors and Microcomputers (TCMCOMP)
Technical co-sponsorship by the
IEEE Technical Committees on
High-Speed Networking (TCHSN)
Communications Switching and Routing (TCCSR)


The international forum where the high-performance computing and high
speed networking communities meet.

--

Hot Interconnects is the premier international forum for researchers
and developers of state-of-the-art hardware and software architectures
and implementations for interconnection networks of all scales,
ranging from on-chip processor--memory interconnects to wide-area
networks. This yearly conference is very well attended by leaders in
industry and academia. The atmosphere provides for a wealth of
opportunities to interact with individuals at the forefront of this
field.

Themes include cross-cutting issues spanning computer systems,
networking technologies, and communication protocols. This conference
is directed particularly at new and exciting technology and product
innovations in these areas. Contributions should focus on real
experimental systems, prototypes, or leading-edge products and their
performance evaluation. In addition to those subscribing to the main
theme of the conference, contributions are also solicited in the
topics listed below.

TOPICS

* Novel and innovative interconnect architectures
* Multicore processor interconnects
* Advanced chip-to-chip communication technologies
* Optical interconnects
* Protocol and interfaces for interprocessor communication
* Survivability and fault-tolerance of interconnects
* High-speed packet processing engines and network processors
* System and storage area network architectures and protocols
* High-performance host-network interface architectures
* High-bandwidth and low-latency I/O
* Tb/s switching and routing technologies
* Innovative architectures for supporting collective communication
* Novel communication architectures to support grid computing
* New results with backplanes for Advanced Telecom Computing
Architecture
(ATCA) networking systems

SUBMISSION GUIDELINE

* Papers need sufficient technical detail to judge quality and
suitability for presentation.
* Submit title, author, abstract, and full paper (six pages,
double-column, IEEE format)
* Papers should be submitted electronically at the specified link
location found on http://www.hoti.org
* Submission deadline (extended to): April 22, 2006 (Midnight, EDT)
* Notification of acceptance: May 18, 2005
* For further information, please, see
http://www.hoti.org/hoti14/cfp.html

ABOUT THE CONFERENCE

* Conference will be held at the William Hewlett Teaching Center at
Stanford
University
* Papers selected will be published in proceedings by the IEEE
Computer Society
* Revised versions of selected papers will be invited to a special
issue of IEEE Micro magazine
* Presentations are 30-minute talks in a single-track format Online
information at http://www.hoti.org

GENERAL CO-CHAIRS
* Fabrizio Petrini, Pacific Northwest National Laboratory
* James P.G. Sterbenz, University of Kansas

TECHNICAL CO-CHAIRS
* Tal Lavian, Nortel Networks Labs and University of California at
Berkeley
* Dhabaleswar (DK) Panda, The Ohio State University

PROGRAM COMMITTEE MEMBERS
* Adnan Aziz University of Texas, Austin, USA
* Alan Benner IBM, USA
* Andrea Bianco Politecnico di Torino, Italy
* Ron Brightwell Sandia National Laboratory, USA
* Piero Castoldi Scuola Superiore Sant'Anna, Italy
* Sarang Dharmapurikar Washington University, St. Louis, USA
* Hans Eberle Sun Microsystems, USA
* Juanf Fernandez University of Murcia, Spain
* Andrea Fumagalli University of Texas, Dallas
* Paolo Giaccone Politecnico di Torino, Italy
* Mitchel Gusat IBM Zurich, Switzerland
* Doan Hoang University of Technology, Sydney, Australia
* Olav Lysne Simula Research Lab, Norway
* Pankaj Mehra HP, USA
* Rami Melhem Univ. of Pittsburgh, USA
* Cyriel Minkenberg IBM Zurich, Switzerland
* Greg Pfister IBM, USA
* Yuval Shavitt Tel Aviv University, Israel
* Craig Stunkel IBM T.J. Watson Research Center, USA
* Anujan Varma University of California, Santa Cruz, USA
* Joe (Zuoguo) Wu Intel, USA

PUBLICITY CO-CHARS
* Luca Valcarenghi, Scuola Superiore Sant'Anna
* Rajeev Sivaram, IBM Research

PUBLICATION CHAIR
* Ron Brightwell, Sandia National Laboratories

FINANCE CHAIR
* TBA

TUTORIAL CHAIR
* Luca Valcarenghi, Scuola Superiore Sant'Anna

WEBMASTER
* Liz Rogers, LRD Group

STEERING COMMITTEE
* Allen Baum, Intel
* Lily Jow, Hewlett Packard
* Mark Laubach, BroadBand Physics
* John Lockwood, Washington University in St. Louis
* Daniel Pitt, Santa Clara University

===== http://www.hoti.org/ ======


--
---
Luca Valcarenghi, Ph.D.
Scuola Superiore Sant'Anna di Studi Universitari e di Perfezionamento
Sant'Anna School of University Studies and Doctoral Research
Center of Excellence for Communications Networks Engineering (CEIRC)
via G. Moruzzi 1, 56124, Pisa (PI), Italy
ph.: +39-0505492138
fax: +39-0505492194
web: http://www.pisa.cnit.it/people/Members/valcarenghi


Reply all
Reply to author
Forward
0 new messages