Synopsys LSI 10k library

[Michael Gschwind]

Does anybody know the technology data for the LSI 10k library as
supplied by Synopsys w/ DesignCompiler?

Specifically, I´m looking for feature size, # poly, # metal,
max. (realistic) die size, max. (realistic) transistors....

ThanX in advance,
m.

--

Michael Gschwind, Institut f. Technische Informatik, TU Wien
snail: Treitlstraße 3-182-2 || A-1040 Wien || Austria
email: mi...@vlsivie.tuwien.ac.at PGP key available via www (or email)
www : URL:http://www.vlsivie.tuwien.ac.at/mike/mike.html
phone: +(43)(1)58801 8156 fax: +(43)(1)586 9697

[John Cooley]

Michael Gschwind <mi...@vlsivie.tuwien.ac.at> wrote:
>Does anybody know the technology data for the LSI 10k library as
>supplied by Synopsys w/ DesignCompiler?
>
>Specifically, I´m looking for feature size, # poly, # metal,
>max. (realistic) die size, max. (realistic) transistors....

Good luck in trying to find this info, Mike, because LSI doesn't sell
10K technology chips anymore (as far as I've seen). When I was putting
together a design contest I toyed with the idea of using this lib but
found it next to impossible to get data books for it. Now, on the 300K
or 500K libs, there's data books galore!

- John Cooley
Part Time EDA Consumer Advocate
Full Time ASIC, FPGA & EDA Design Consultant

===========================================================================
Trapped trying to figure out a Synopsys bug? Want to hear how 3713 other
users dealt with it ? Then join the E-Mail Synopsys Users Group (ESNUG)!

!!! "It's not a BUG, jco...@world.std.com
/o o\ / it's a FEATURE!" (508) 429-4357
( > )
\ - / - John Cooley, EDA & ASIC Design Consultant in Synopsys,
_] [_ Verilog, VHDL and numerous Design Methodologies.

Holliston Poor Farm, P.O. Box 6222, Holliston, MA 01746-6222
Legal Disclaimer: "As always, anything said here is only opinion."