Google Groups no longer supports new Usenet posts or subscriptions. Historical content remains viewable.
Dismiss

VHDL code to schematic generator

265 views
Skip to first unread message

pigeglad

unread,
Nov 5, 2003, 3:51:37 PM11/5/03
to
Hello group

I'm reviewing a design with more than 170 VHDL files (2.4 MB), and I could
strongly benefit from a tool that can generate a schematic based on the VHDL
files.

Is there a program that can help me and can you perhaps recommend one?

Thanks in advanced

Jan

Mike Treseler

unread,
Nov 5, 2003, 4:36:51 PM11/5/03
to
pigeglad wrote:

> I'm reviewing a design with more than 170 VHDL files (2.4 MB), and I could
> strongly benefit from a tool that can generate a schematic based on the VHDL
> files.

Consider reviewing the simulation testbench first.
That will tell you more about the design than
a graphic with hundreds of boxes and thousands
of wires.

If you have modelsim, take a look at
View, Dataflow once you have some waveforms up.

You can drag in a wave and get an extendable schematic view
of the processes in the neighborhood. You can even
watch the data values change as you move the
waveform cursor.

-- Mike Treseler

gary

unread,
Nov 8, 2003, 7:27:28 PM11/8/03
to
And Aldec's Active-HDL www.aldec.com


"pigeglad" <spam_a...@business.tele.dk> wrote in message
news:3fa9628d$0$27457$edfa...@dread16.news.tele.dk...

Alan Fitch

unread,
Nov 10, 2003, 6:47:21 AM11/10/03
to
"pigeglad" <spam_a...@business.tele.dk> wrote in message
news:3fa9628d$0$27457$edfa...@dread16.news.tele.dk...

I can't recommend one, but I have heard of a tool called
"HDL Companion" recently, which claims to do what you describe.

Also I think Mentor's HDL Designer can do that.

regards

Alan

--
Alan Fitch
Consultant

DOULOS - Developing Design Know-how
VHDL * Verilog * SystemC * Perl * Tcl/Tk * Verification * Project
Services

Doulos Ltd. Church Hatch, 22 Market Place, Ringwood, Hampshire, BH24
1AW, UK
Tel: +44 (0)1425 471223 mail:
alan....@doulos.com
Fax: +44 (0)1425 471573 Web:
http://www.doulos.com

The contents of this message may contain personal views which are not
the
views of Doulos Ltd., unless specifically stated.

Mark van de Belt

unread,
Nov 20, 2003, 5:53:49 PM11/20/03
to

"pigeglad" <spam_a...@business.tele.dk> schreef in bericht
news:3fa9628d$0$27457$edfa...@dread16.news.tele.dk...
Try the Xilinx ISE webpack. I think this feature is included (it's in the
commercial verion, i'm not sure about the Webpack)

Mark


0 new messages