Google Groups no longer supports new Usenet posts or subscriptions. Historical content remains viewable.
Dismiss

VHDL sound generator

245 views
Skip to first unread message

Doubler

unread,
Mar 27, 2012, 8:17:48 PM3/27/12
to
hello all.
I have to make a VHDL sound generator using SPKR1 module. Can you give me some ideas how should I do this? Thnk you

Nicholas Paul Collin Gloucester

unread,
Apr 6, 2012, 11:44:11 AM4/6/12
to
On March 28th, 2012, Doubler <raul...@Yahoo.com> sent:

|--------------------------------------------------------------------------------------------------------------------|
|"hello all. |
|I have to make a VHDL sound generator using SPKR1 module. Can you give me some ideas how should I do this? Thnk you"|
|--------------------------------------------------------------------------------------------------------------------|

VHDL has no notion of "SPKR1 module". Perhaps this university problem
is for a particular evaluation board or other kit in a laboratory in
the university, and perhaps something called SPKR1 has been declared
for you, which controls a speaker.

We do not have the documentation for this. You do.

Perhaps changing the value assigned to SPKR1 from '0' to '1' or vice
versa would create a noise. Is any sound acceptable? Then maybe play
with it, deciding how often you will toggle the speaker by trying it.
0 new messages