VHDL to Verilog conversion

[krish...@my-dejanews.com]

I want to know about any good tools doing VHDL to Verilog
translations. There are many tools available which do this
kind of translations on only netlist representations but
not if the text contains some kind of behavioural code.

Please if you know about such tools, inform me.

Krishna V. M

-----== Posted via Deja News, The Leader in Internet Discussion ==-----
http://www.dejanews.com/rg_mkgrp.xp Create Your Own Free Member Forum

[Edwin Naroska]

Hi,

krish...@my-dejanews.com wrote:

> I want to know about any good tools doing VHDL to Verilog
> translations. There are many tools available which do this
> kind of translations on only netlist representations but
> not if the text contains some kind of behavioural code.
>
> Please if you know about such tools, inform me.
>

You might check out out the following tools (extracted from the FAQ):

Alternative System Concepts, Inc.
Products:
verilog2vhdl : verilog2vhdl translates hierarchical
Verilog HDL to VHDL.
VHDL2verilog: VHDL2verilog translates hierarchical VHDL
(full structural, part RTL) to Verilog HDL.
Versions: Sun, HP-UX.
Demo version avialable.
www: http://www.ascinc.com

interHDL, Inc.
Products:
V to VH: Verilog to VHDL translator.
V to VL: VHDL to Verilog translator.
V to VV: Bi-directional Verilog and VHDL translator.
Version: UNIX, Linux, ?
www: http://www.interhdl.com

Bye,...
Edwin

[Alex Davies]

krish...@my-dejanews.com wrote:

> I want to know about any good tools doing VHDL to Verilog
> translations. There are many tools available which do this
> kind of translations on only netlist representations but
> not if the text contains some kind of behavioural code.
>
> Please if you know about such tools, inform me.
>

> Krishna V. M
>
> -----== Posted via Deja News, The Leader in Internet Discussion ==-----
> http://www.dejanews.com/rg_mkgrp.xp Create Your Own Free Member Forum

In the past we used a tool called VHDL2verilog from Alternative System
Concepts.
It works quite well so long as you aren't using certain VHDL constructs
such as
multi-dimensional arrays etc. We found a few bugs in the tool but these
mostly had
workarounds...

More info at:

http://www.ascinc.com/products/vhdl2v/

Cheers,
alex.

_________________________________________________________________________

Alex Davies, MOS Design, Email: Alex....@tiuk.ti.com
Texas Instruments Limited,
800 Pavillion Drive, Tel (work): 01604 663450
Brackmills Industrial Estate, (home): 01604 764961
Northampton, NN4 7YL.
U.K.

[Herman Beke]

Frontier Design is selling A|RT Builder, a tool that translates a
c-description of an algorithm in Vhdl or verilog. Please look at
http://www.frontierd.com for more info.
herman beke

krish...@my-dejanews.com wrote in article
<6t5jvj$leu$1...@nnrp1.dejanews.com>...

[interHDL Inc]

In article <6t5jvj$leu$1...@nnrp1.dejanews.com>,

<krish...@my-dejanews.com> wrote:
>I want to know about any good tools doing VHDL to Verilog
>translations. There are many tools available which do this
>kind of translations on only netlist representations but
>not if the text contains some kind of behavioural code.
>
>
>

>Please if you know about such tools, inform me.
>
>
>Krishna V. M

The most "complete" tool on the market, i.e. the one that handles the
largest subset of the language is VH to VL from interHDL (even if I
say so). Please contact in...@interhdl.com, www.interhdl.com or
(650)-428-4200.

Eli

--
Eli Sternheim
interHDL, Inc.
4984 El Camino Real, Suite 210
Los Altos, CA. 94022-1433
phone: 650-428-4200
fax: 650-428-4201
email: e...@interhdl.com