Google Groups no longer supports new Usenet posts or subscriptions. Historical content remains viewable.
Dismiss

Code Coverage Tool

204 views
Skip to first unread message

Graemec

unread,
Jun 4, 2003, 6:55:30 AM6/4/03
to
Does anyone know of a freeware code coverage tool? (With the exception
of the Covered tool! I need one that actually instruments the code.

ta

graeme

Srinivasan Venkataramanan

unread,
Jun 4, 2003, 8:54:08 AM6/4/03
to
Hi Greame,

"Graemec" <graeme.c...@sli-institute.ac.uk> wrote in message
news:cb336837.0306...@posting.google.com...


> Does anyone know of a freeware code coverage tool? (With the exception

See http://www.angelfire.com/ca/verilog/mt_cover.html, it is a
freeware PLI code that does line coverage (not sure about other ones). Also
Cadence ships a basic toggle coverage example with their installation that
may be interesting to you.

> of the Covered tool! I need one that actually instruments the code.
>

Not clear what you mean by that, typical instrumentation step simply adds
relevant PLI calls in your source code and it is upto the runtime library +
simulator to collect data for you.

HTH,
Srinivasan

> ta
>
> graeme
--
Srinivasan Venkataramanan
Senior Verification Engineer
Software & Silicon Systems India Pvt Ltd. - an Intel company
Bangalore, India

http://www.noveldv.com http://www.deeps.org

I don't speak for Intel

Alexander Gnusin

unread,
Jun 4, 2003, 4:57:05 PM6/4/03
to
There are coverage tools built-in into simulator packages, such as
Synopsys VCS and Cadence Verilog-XL and NCVerilog.

For VCS, there is built-in code coverage tool called CoverMeter, which
provides line, conditional, fsm and toggle coverage metrics.
Simply add another switch to the command line (such as vcs +CM+LINE
for line coverage) and then view created coverage database with cmView
coverage viewer.

Cadence provides less coverage options (statement and FSM oly), but
more flexibility defining coverage goals using TCL - like scripting.
In order to instrument it with ncverilog, it is more convenient to run
it with 3-steps (ncvlog, ncelab -COVERAGE, ncsim -FILE
<path_to_tcl_script_file>.
However, you may run it also in one single step:
ncverilog +access+r +nccoverage +tcl+cov_cmd.tcl, where cov_cmd is
tcl-based coverage command file, something like that:
------------------------------
coverage -statement; run; exit
------------------------------
Then, run nccov for viewing & merging coverage databases.

Regards,
Alexander Gnusin
www.TCLforEDA.net

Niko Zhang

unread,
Jun 11, 2003, 10:12:42 AM6/11/03
to
modelsim !!!


--
Posted via Mailgate.ORG Server - http://www.Mailgate.ORG

John Williamson

unread,
Jun 11, 2003, 12:37:20 PM6/11/03
to
al...@ottawa.com (Alexander Gnusin) wrote in message news:<a504dc86.03060...@posting.google.com>...

Silos also has a built-in code coverage tool that comes free with
Silos for line coverage and expression coverage.

John Williamson
Product Support Manager, Simucad
www.simucad.com

Chenbo Liu

unread,
Jun 16, 2003, 8:50:58 PM6/16/03
to
http://www.icc.sh.cn/icc/mpw/

Which is a chinese npo providing MPW Service.

The website is in Chinese.


"John Williamson" <jo...@simucad.com> wrote in message
news:57680b66.03061...@posting.google.com...
: al...@ottawa.com (Alexander Gnusin) wrote in message

0 new messages