Google Groups no longer supports new Usenet posts or subscriptions. Historical content remains viewable.
Dismiss
FPGA implementation of Interpolation controller for a Timing Recovery Loop
41 views
Skip to first unread message
Udesh
Apr 24, 2013, 12:17:03 AM4/24/13
to
Hi All,
I'm looking at FPGA implementation of Timing Recovery Loop and Interpolation controller. I would like to refer an exact implementation block diagram. I have refered Micheal Rice - Digital Communication book. But I would like to refer an actual implementation model.
Thanks.
I'm looking at FPGA implementation of Timing Recovery Loop and Interpolation controller. I would like to refer an exact implementation block diagram. I have refered Micheal Rice - Digital Communication book. But I would like to refer an actual implementation model.
Thanks.
0 new messages