Groups
Sign in
Groups
comp.arch.fpga
Conversations
About
Send feedback
Help
info
Google Groups no longer supports new Usenet posts or subscriptions. Historical content remains viewable.
Dismiss
Learn more
PLL dynamic phase shift
30 views
Skip to first unread message
promach
unread,
Aug 1, 2021, 1:02:45 PM
8/1/21
Delete
You do not have permission to delete messages in this group
Copy link
Report message
Sign in to report message
Show original message
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to
Why ck_dynamic is having period of 0.822ns when it is stated to be of 333MHz frequency?
https://i.imgur.com/Rr1jS8Q.png
https://i.imgur.com/jgfvxk6.png
0 new messages