Hi,
If anyone is looking for a project, I'm doing a talk at Haskell Love on
Clash and will be using
https://github.com/gergoerdi/clash-pong as the
running example. It would be great if someone ported the Shake parts and
the target-specific parts to a non-Xilinx-based FPGA dev board as well.
For IO, it only requires VGA output, two pushbuttons for input, and a
25.175 MHz clock. Please see the files in e.g.
https://github.com/gergoerdi/clash-pong/tree/master/target/nexys-a7-50t
for the target-specific stuff; it would also need Shake rules for the
non-Xilinx toolchain added to
https://hackage.haskell.org/package/clash-shake
I think the Intel MAX 10-based DECA FPGA board would be a great choice for
this, because it has been recommended here on the mailing list as a nice &
cheap starter board. The other good candidate would be an iCE that is
supported by the open-source toolchain.
Is anyone up to this challenge? Best would be to have it working by
Haskell Love (10th Sep), but this would be generally useful at any later
date as well.
Bye,
Gergo
--
.--= ULLA! =-----------------.
\
http://gergo.erdi.hu \
`---=
ge...@erdi.hu =-------'