You do not have permission to delete messages in this group
Copy link
Report message
Show original message
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to Chipyard
Hello,
I am looking to treat a region of DRAM as uncacheable. I am using the FASED model.
I basically want to make sure that all writes to a memory region are propagated to DRAM. Given that there is not a way to mark write through, is there an alternative way to do this?