What to do when a module needs multiple clocks?

s ren

unread,

Jun 20, 2022, 9:19:14 AM6/20/22

to Chipyard

Hello! In NIC.scala (542-548) I found the following comment. ClockSinkDomain has only one clocknode, so I can not input pbus clock and fbus clock at the same time.

I want to know what to do when the master and slave have different clocks?

Jerry Zhao

unread,

Jun 20, 2022, 9:34:20 AM6/20/22

to chip...@googlegroups.com

If fbus and pbus are on different clocks the NIC will misbehave.

The problem is that the send and receive sides of the NIC need to be more clearly split out.

-Jerry

--
You received this message because you are subscribed to the Google Groups "Chipyard" group.
To unsubscribe from this group and stop receiving emails from it, send an email to chipyard+u...@googlegroups.com.
To view this discussion on the web visit https://groups.google.com/d/msgid/chipyard/17eda839-e228-4648-aac4-6632941e76a4n%40googlegroups.com.

s ren

unread,

Jun 20, 2022, 9:56:33 PM6/20/22

to Chipyard

Thanks for your reply. I actually want to know what to do when I have a Peripheral which needs a fast working clock and a slow register configuration clock.

s ren

unread,

Jun 20, 2022, 9:59:53 PM6/20/22

to Chipyard

Because I didn't find an example of a multi-clock peripheral.

Reply all

Reply to author

Forward