Is there any possibility to run generated SoC on Xilinx Alveo U50 or U55c?
114 views
Skip to first unread message
陳冠穎
unread,
Jul 2, 2024, 2:10:53 AM7/2/24
Reply to author
Sign in to reply to author
Forward
Sign in to forward
Delete
You do not have permission to delete messages in this group
Copy link
Report message
Show original message
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to Chipyard
Hi, I am quite new to Chipyard and Firesim. I found out that by using Firesim we got support for running the generated CPU on Xilinx Alveo acceleration card such as U250 and U280 which is appealing. However, I don't have such a high-end card. I only got Alveo U50 and U55c. Is it possible for me to modify some kinds of settings or codes to let the generated SoC run on the card I have? If there is totally nothing I can do now to make it run on
U50 or U55c, will it be possible to have any support to run on these cards? Thanks!
Rhythm Lian
unread,
Jun 6, 2025, 11:22:48 AMJun 6
Reply to author
Sign in to reply to author
Forward
Sign in to forward
Delete
You do not have permission to delete messages in this group
Copy link
Report message
Show original message
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to Chipyard
Hi, I also want to simulate Chipyard on U55C, have you solved this problem? Or can we communicate?
Ranjith Kumar
unread,
Nov 20, 2025, 10:38:45 AM (13 days ago) Nov 20
Reply to author
Sign in to reply to author
Forward
Sign in to forward
Delete
You do not have permission to delete messages in this group
Copy link
Report message
Show original message
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to Chipyard
Hello there, I also have access u55c fpga only, Did you find any solution to support prototyping on these FPGAs?
Thanks,
Ranjith Kumar
Rhythm Lian
unread,
Nov 21, 2025, 2:05:43 AM (12 days ago) Nov 21
Reply to author
Sign in to reply to author
Forward
Sign in to forward
Delete
You do not have permission to delete messages in this group
Copy link
Report message
Show original message
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to Chipyard
We tried for a long time, but the U55C only has HBM, and there's no way it can be compatible with the SoC's DDR interface. It's best to consider other FPGAs with DDR; we didn't spend too much time on the ZCU102.
Ranjith Kumar
unread,
Dec 1, 2025, 4:49:11 AM (2 days ago) Dec 1
Reply to author
Sign in to reply to author
Forward
Sign in to forward
Delete
You do not have permission to delete messages in this group
Copy link
Report message
Show original message
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to Chipyard
Hi, Can you brief the method you have followed to successfully program the zcu102 using chipyard design.