The FPGA-softcore-running FESVR approach is not supported, or recommended.
The intended approach is to use the FPGA as a lightweight shim between the test chip and the PC, where a host PC runs uart_tsi as the FESVR frontend, which communicates over UART to the FPGA, and then communicates over serial-TL to the test chip.
Look at the ChipLikeRocketConfig (example DUT) and the ChipBringupHostConfig (example FPGATop), along with the TetheredChipLikeRocketConfig (RTL sim of DUT + FPGATop).
The FPGATop is intended to be deployed on a FPGA through the fpga flow in chipyard. Currently Arty100T is supported, but VCU118 should be as well.
The binary loading procedure in FESVR writes the CLINT to send an interrupt to the core once the binary loading is complete.
-Jerry