Hello everyone,
I'm glad to join this mailing list. Thanks
@Rob Stewart for the invitation!
I'd like to add a shameless plug here, as the path to the fun instruction-set architecture, as presented in the 2022 CAL paper, also included many iterations of the design of the instruction set and the microarchitectures that implemented it.
VLSI-SoC 2022: An overview of the fun project. During this time many others microarchitectures have been developed internally, from small stack machines (kiskadee) to hybrid functional-imperative (Caracara) pipelines.
There was also work on exploring the design of a purely-functional realtime kernel, called funk, presented as a MSc thesis at SJTU.
--
The website of the fun ISA,
http://wiki.fun-arch.org/, has not been updated in a while (my fault), but the plan is to return to it, starting with a new version of the draft of the ISA specification, in the coming weeks (tentative before Christmas).
The main goal of the fun ISA is to be an open-source specification architecture, so any feedback is welcome, and suggestions that improve the architecture are more than welcome.
I truly believe that standardizing the architecture layer in the most efficient form (whatever that is) is an essential step on the way to practical (and useful) functional processors. The RISC-V project is proof that the right ecosystem - standard toolchains, tests and benchmarks, a reference implementation, and a community-driven specification - is capable to set itself as a commercially-viable option among other architectures. User base increases when people can share their software, and they can only do it when the architecture standard is stable.
--
All the best, and lets keep up the good work!
Cecil