The decoder should work with variable-length instructions. So it
should detect whether you are working with a single 16-bit instruction
or a 32-bit one. However, if you need to know whether your PC is
aligned at 4 bytes in order to use a different decoding map, then I
think this case wouldn't be covered.
The assembler is tied to the encoded opcode. The PSRs are part of the
current program state, not part of the instruction stream. Maybe I'm
missing something but if the official arm assembler does recognize
"addeq", then this is probably a pseudo instruction that emits two
instructions, one to update the PSR and another to do a "addcc"
(conditionally add based on the PSR state). The assembler created by
ArchC supports pseudo instructions, you just specify the list of real
instructions corresponding to one pseudo instruction.
Best,
Rafael
> --
> You received this message because you are subscribed to the Google Groups
> "archc" group.
> To unsubscribe from this group and stop receiving emails from it, send an
> email to
archc+un...@googlegroups.com.
> To post to this group, send email to
ar...@googlegroups.com.
> Visit this group at
https://groups.google.com/group/archc.
> For more options, visit
https://groups.google.com/d/optout.