Hi Mr. 陈俊杰,
I am a reader of SystemVerilog Assertions应用指南, can you help to figure out the last line in Page 51,
It looks the content of sequence s27b is missing.
Thanks,
Xin