How to define gates for a simple module in design mode?

12 views
Skip to first unread message

Xiaofeng Liu

unread,
Aug 16, 2017, 5:03:53 PM8/16/17
to OMNeT++ Users
When I try tictoc tutorial, I can'r find any way to define the gates for the simple module in the design mode. Are the gates only be defined in source mode?

Thank you!

Mohammed Sani

unread,
Aug 23, 2017, 10:50:42 PM8/23/17
to OMNeT++ Users
You have to create the gates in them simple module, that's the NED LANG...
e.g

simple test
@display("".........)
gates:
input in;
output out;

Mohammed Sani

unread,
Aug 23, 2017, 10:52:17 PM8/23/17
to OMNeT++ Users
switch between Design and the Source , then u should writing the source mode.
Reply all
Reply to author
Forward
0 new messages