--
You received this message because you are subscribed to the Google Groups "IBM1130" group.
To unsubscribe from this group and stop receiving emails from it, send an email to ibm1130+u...@googlegroups.com.
For more options, visit https://groups.google.com/d/optout.
When do you give the interrupt and clear BUSY on the emulated 1132?
It’s been 48 years since I worked on PRNT1 but that was in the print scan code not in the ISR. But I can say something with certainty … when tested it I did not wait some fixed time before I issued the next LIBF to print the next line. I can only make an educated guess at this time but I suspect the interrupt and clear of BUSY did not occur until after the cycle steal was finished.
I found this in some old code. Does DUP or something else have it (but DUP would not use a LIBF)?
LIBF PRNT1 *
DC /0000 TEST PRINTER BUSY
MDX *-3 *
My emulation does not actually emulate the 1132 … I just use PRNT1 as a 2nd printer and both go to a separate 1403’s. I’ll see if an old colleague remembers but we are all getting kind-a old. J
Eddy
If an XIO Control or XIO Write was issued after the XIO IW began but before it ended, the space or skip is 'stacked up' by the control unit and will begin after print ends, leaving the printer busy after print complete interrupt, up until the carriage movement complete interrupt.
John Doty Noqsi Aerospace, Ltd.
Please send us the functional characters of the 1132, especially the bit map of the DSW.
Eddy
From: ibm...@googlegroups.com [mailto:ibm...@googlegroups.com] On Behalf Of Carl Claunch
Sent: Thursday, August 04, 2016 9:44 AM
To: IBM1130
Subject: Re: [IBM1130] DUP STORECI
On my fpga based emulation, I model each physical process of the device and make it as close to real life timing as possible.
--