You do not have permission to delete messages in this group
Copy link
Report message
Sign in to report message
Show original message
Either email addresses are anonymous for this group or you need the view member email addresses permission to view the original message
to
I have an schematic with some NMOS and PMOS transistors, and some of them are quite large. I would like to use the multiplier property of NMOS in the layout in order to adapt the transistors to my area requires. The problem is that when I run the LVS, it can not match my layout to my schematic because it is seeing each transistor of the multply as one, and it makes the layout seems to have much more transistors than the schematic.
Is there any rule to make LVS take multiple transistor as one?