info
Google Groups no longer supports new Usenet posts or subscriptions. Historical content remains viewable.
Dismiss
LVS for circuit using verilog-A model of transistor
19 views
Skip to first unread message
Doaa Mahmoud
Jan 21, 2016, 7:25:02 AM1/21/16
to
Hello people
Did any one before make a circuit using a transistor that identified by a verilog-A model and make LVS for this circuit,
because I have a problem when make extraction from schematic?
I think I should transform the verilog-A model to a netlist like in any transistor in analog lib. can any one know HOW ???
Did any one before make a circuit using a transistor that identified by a verilog-A model and make LVS for this circuit,
because I have a problem when make extraction from schematic?
I think I should transform the verilog-A model to a netlist like in any transistor in analog lib. can any one know HOW ???
0 new messages