Hello,This is a week #2 status update for the GSoC 2019 project Reference Design For A GPIO-based Parallel Bi-Directional BusAccomplishments:
- able to run example assembly code on pru
- mail the mentor about the pru memory mapping
- updated the github with more easy to run code in a single folder
- To check more reviewed work on this elinux wiki page .
- Resolutions to blockers:
On-going blockers:
- make the program in assembly and control the shift register in accordance with that
- under the the assembly code more clearly and memory mapping.
- memory mapping of the registers
/* Clear SYSCFG[STANDBY_INIT] to enable OCP master port */
|
Plans for the next week:Regards
- complete assembly code as far as possible and start with the kernel module development
Pranav Kumar
--
https://beagleboard.org/gsoc
---
You received this message because you are subscribed to the Google Groups "BeagleBoard GSoC" group.
To unsubscribe from this group and stop receiving emails from it, send an email to beagleboard-gs...@googlegroups.com.
To view this discussion on the web visit https://groups.google.com/d/msgid/beagleboard-gsoc/68f9a8c0-a10b-471e-aee9-f3736015485a%40googlegroups.com.
For more options, visit https://groups.google.com/d/optout.
To view this discussion on the web visit https://groups.google.com/d/msgid/beagleboard-gsoc/CA%2BT6QPmeMWi4Y6_EJ42aObExfyLCQsm5NWgNJ6iWUtPM8ppw8w%40mail.gmail.com.