To unsubscribe from this group and stop receiving emails from it, send an email to devboards-prog...@riscv.org.
Attendees: Greg, Emil, Yu Bo, Wei, Jeff, Isaac, Leon, Victor, Han, Idan, Felix, Daniel
Board Updates:
DC ROMA
Jeff has a few laptops and would be happy to work with someone interested in GPU or desktop enablement. Please reach out to Jeff if interested.
Program Updates:
Arch Linux
Arch Linux Ports RFC enters the final comment period. Looking forward to finally starting the RFC process for adding riscv64 as the first port.
Thousands of package updates like before, including
LibreOffice 24.x
Electron 29.x, 30.x
Chromium 123.x
Firefox 125.x
Linux kernel 6.8.x
…
Demo run on LicheeRV Nano (SG2002): https://twitter.com/felixonmars/status/1778464638407184766
Working on Python 3.12 rebuild at the moment. We are late to the party already.
Debian
One Licheepi Cluster4A (in PLCT labs) was prepared for Debci.
Canonical
Release 24.04 and upgraded RISC-V images. Also upstreaming patches for future boards.
R9
Understood virtual memory a bit better now, can’t follow the same model across architectures; we will find a workaround, community has ideas
oreboot
Based on a hint, figured that there is indeed source code for DRAM init for the Milk-V Duo boards / SoCs, just not in the main branch; see https://github.com/sophgo/fsbl/tree/sg200x-dev created 2 months ago
Hello world running on CV1800B and SG200x (Duo, Duo S, Duo 256M)
Figured out that the USB pogo pins on the Duo IO board is routed to a USB hub that collides with the mask ROM’s loader mode; put tape on the pads of the Duo
Got DRAM init ported for the Duo S (SG2000), including BIST
Duo S is a neat portable development environment https://mastodon.social/@CyReVolt/112343440282307938
Firmware
Daniel built a tool to load firmware to SRAM on CV1800B/SG200x https://github.com/orangecms/sg_boot based on the provided tool, but can be used separately; others have used it successfully
SpacemiT/Banana Pi have dropped first code dumps for the K1x https://github.com/BPI-SINOVOIP/pi-u-boot/tree/v2022.10-k1
DRAM init is currently mostly a blob (20K in size; see https://github.com/BPI-SINOVOIP/pi-u-boot/blob/v2022.10-k1/drivers/ddr/spacemit/k1x/lpddr4_silicon_init.c + https://github.com/BPI-SINOVOIP/pi-u-boot/blob/v2022.10-k1/drivers/ddr/spacemit/k1x/ddr_init_asic.h ); asked in Slack if someone could help getting sources
RISC-V
Board Delivery Status
Kendryte K230 (7x shipped, 1x to ship along)
Lichee Pi Cluster (Lance should have this)
Additional Lichee Pi 4As starting to ship
Allocated RTOS
Allocated to Squid Web Cache
Additional VisionFive Boards
Allocated to Rocky Linux
What’s cool?:
https://www.datacenterdynamics.com/en/news/samsung-electronics-to-open-rd-lab-in-silicon-valley-to-develop-risc-v-ai-chips/ - Samsung opening lab in U.S. to develop RISC-V chips
Limited number of BPI-F3 boards available: https://www.aliexpress.us/item/3256806729832678.html?gatewayAdapt=glo2usa4itemAdapt (Datasheet: https://docs.banana-pi.org/en/BPI-F3/SpacemiT_K1_datasheet )
https://drive.google.com/file/d/1p7l99s5__r3DI9LK27Z9WwwCqOge3xA-/view?usp=sharing - Announcement information from new company in China (SpacemiT). Projected to have vector 1.0 but no hypervisor.
Miscellaneous notes:
Future Boards Program Discussion (Suggested Program Questions)
Are there specific hardware features that you currently need to get started?
Does your lab require a specific board size or feature, or is there flexibility based on what boards are available?
Will your work support mixed RISC-V devices, or do you need a homogenous deployment?
What is the minimum number of devices that you need to get started, and what can you do with a limited number of devices?
What is the optimal number of devices that you need to complete your work, and what can you do with the full number of devices?