Groups

RISC-V ISA Dev

1–30 of 1132

Welcome to the RISC-V ISA Dev list / group. This list is used to share RISC-V ISA Development related ideas, questions and updates within the RISC-V community.

0 selected

Jerry Ho, … Jeff Scott22

10/28/21

question on NMI

Thanks Tommy! That was very helpful and is along the same lines I would take if doing this as a

unread,

question on NMI

Thanks Tommy! That was very helpful and is along the same lines I would take if doing this as a

10/28/21

7/6/20

Understand the custom instruction

Hi experties ..! I am trying to understand custom instruction added using a python script for orca(

unread,

Understand the custom instruction

Hi experties ..! I am trying to understand custom instruction added using a python script for orca(

7/6/20

Sourav Roy, … Jeff Scott12

6/25/20

Delegation of machine mode interrupts

Thanks, this is clear. Jeff From: Andrew Waterman <wate...@eecs.berkeley.edu> Sent: Wednesday,

unread,

Delegation of machine mode interrupts

Thanks, this is clear. Jeff From: Andrew Waterman <wate...@eecs.berkeley.edu> Sent: Wednesday,

6/25/20

View more pinned conversations

12/23/25

GLYPH ISA update and a reflection on "metacognition"

Hi Folks, a year 2025 closing update on the GLYPH ISA, plus some reflection: latest: https://

unread,

GLYPH ISA update and a reflection on "metacognition"

Hi Folks, a year 2025 closing update on the GLYPH ISA, plus some reflection: latest: https://

12/23/25

12/21/25

Misc: Tweak for usefulness of large instruction encodings?...

On 12/19/2025 6:28 PM, BGB wrote: > Thought: > Would keep the existing scheme for 16/32/48/64

unread,

Misc: Tweak for usefulness of large instruction encodings?...

On 12/19/2025 6:28 PM, BGB wrote: > Thought: > Would keep the existing scheme for 16/32/48/64

12/21/25

sven boertjens, … Earl Killian26

12/5/25

Proposal for a consumer baseline profile between RV64GC and RVA23

Right, and RISC-V Vector is our SIMD, so it is basically required. I think you could argue whether

unread,

Proposal for a consumer baseline profile between RV64GC and RVA23

Right, and RISC-V Vector is our SIMD, so it is basically required. I think you could argue whether

12/5/25

Vadím Sukhomlínov, … Al Martin8

10/3/25

When ternary `cmov` got removed from -Zb?

Al, thanks for the tip - indeed looks like CMOV is in the scope for the Scalar Efficiency SIG: https:

unread,

When ternary `cmov` got removed from -Zb?

Al, thanks for the tip - indeed looks like CMOV is in the scope for the Scalar Efficiency SIG: https:

10/3/25

L Peter Deutsch, … BGB10

9/20/25

Comments on Zibi 0.1

On 9/19/2025 4:16 AM, Kevin Cameron wrote: > At OCP we discuss how to deploy a range of processors

unread,

Comments on Zibi 0.1

On 9/19/2025 4:16 AM, Kevin Cameron wrote: > At OCP we discuss how to deploy a range of processors

9/20/25

7/23/25

Public Review: Zalasr (Load-Acquire Store-Release)

Greetings! On behalf of the author of this specification, we are forwarding this public review

unread,

Public Review: Zalasr (Load-Acquire Store-Release)

Greetings! On behalf of the author of this specification, we are forwarding this public review

7/23/25

7/21/25

Re: [RISC-V][tech-brs] Public Review of the RISC-V Boot and Runtime Services (BRS) spec v1.0

Greetings ! The review period has concluded. We greatly appreciate your participation in the review

unread,

Re: [RISC-V][tech-brs] Public Review of the RISC-V Boot and Runtime Services (BRS) spec v1.0

Greetings ! The review period has concluded. We greatly appreciate your participation in the review

7/21/25

Ved Shanbhogue2

7/18/25

Public review of Svrsw60t59b Standard Extension

Greetings ! The review period has concluded. We greatly appreciate your participation in the review

unread,

Public review of Svrsw60t59b Standard Extension

Greetings ! The review period has concluded. We greatly appreciate your participation in the review

7/18/25

7/18/25

Re: [RISC-V tech-announce] Public review of Svrsw60t59b Standard Extension

Greetings ! The review period has concluded. We greatly appreciate your participation in the review

unread,

Re: [RISC-V tech-announce] Public review of Svrsw60t59b Standard Extension

Greetings ! The review period has concluded. We greatly appreciate your participation in the review

7/18/25

Shreyas Talwekar

7/7/25

RISC-V vs C Code Comparison for Simple Multiply and Accumulate (MAC) Operation

Hi, We tried profiling a simple MAC operation using both RISC-V Vector (RVV) intrinsics and plain C

unread,

RISC-V vs C Code Comparison for Simple Multiply and Accumulate (MAC) Operation

Hi, We tried profiling a simple MAC operation using both RISC-V Vector (RVV) intrinsics and plain C

7/7/25

Paris Oplopoios

7/3/25

Extension for overflow calculation?

Hello, Emulating x86 or AArch64 on RISC-V requires emulating the flags using multiple instructions.

unread,

Extension for overflow calculation?

Hello, Emulating x86 or AArch64 on RISC-V requires emulating the flags using multiple instructions.

7/3/25

Oleksii Kurochko

6/25/25

Call of hfence_gvma_all after update of CSR_HGATP

Hello Community, I decided to check how KVM determines a length of VMIDLEN and found the following:

unread,

Call of hfence_gvma_all after update of CSR_HGATP

Hello Community, I decided to check how KVM determines a length of VMIDLEN and found the following:

6/25/25

Leyfoon Tan, … Allen Baum6

6/20/25

RE: Public Review for RPMI Specification

Hi all, We're pleased to announce that the latest version of the RPMI specification (v0.99) is

unread,

RE: Public Review for RPMI Specification

Hi all, We're pleased to announce that the latest version of the RPMI specification (v0.99) is

6/20/25

6/20/25

Re: [RISC-V tech-announce] Public Review of the RISC-V Boot and Runtime Services (BRS) spec v1.0

Hi All, Re-sending public review email of RISC-V Boot and Runtime Services Specification. Please see

unread,

Re: [RISC-V tech-announce] Public Review of the RISC-V Boot and Runtime Services (BRS) spec v1.0

Hi All, Re-sending public review email of RISC-V Boot and Runtime Services Specification. Please see

6/20/25

6/9/25

Public Review : RISC-V Supervisor Binary Interface (SBI) version v3.0

Hi All, The review period is now officially closed. We appreciate your participation in the review

unread,

Public Review : RISC-V Supervisor Binary Interface (SBI) version v3.0

Hi All, The review period is now officially closed. We appreciate your participation in the review

6/9/25

Me, Andrew Jones2

6/4/25

Public Review of SBI 3.0.-rc7 : Suggested changes for SBI version: 3.0-rc7 draft - TJS 1

On Sat, May 24, 2025 at 12:50:44AM -0700, Me wrote: > Chapter 5: > > Page 17: > > The

unread,

Public Review of SBI 3.0.-rc7 : Suggested changes for SBI version: 3.0-rc7 draft - TJS 1

On Sat, May 24, 2025 at 12:50:44AM -0700, Me wrote: > Chapter 5: > > Page 17: > > The

6/4/25

Michael Clark, … MitchAlsup20

5/8/25

a super regular RISC that encodes constants in immediate blocks.

On Friday, 9 May 2025 at 11:39:32 UTC+12 MitchAlsup wrote: Also note:: if you have a convenient bit-

unread,

a super regular RISC that encodes constants in immediate blocks.

On Friday, 9 May 2025 at 11:39:32 UTC+12 MitchAlsup wrote: Also note:: if you have a convenient bit-

5/8/25

Vadím Sukhomlínov, … MitchAlsup72

4/28/25

Add with carry instructions

I should mention that several of the carries are performed improperly. On Sunday, April 27, 2025 at 3

unread,

Add with carry instructions

I should mention that several of the carries are performed improperly. On Sunday, April 27, 2025 at 3

4/28/25

Ved Shanbhogue2

4/21/25

Public review of Non-leaf PTE invalidation and Address range invalidation extensions

Greetings ! The review period has concluded. We greatly appreciate your participation in the review

unread,

Public review of Non-leaf PTE invalidation and Address range invalidation extensions

Greetings ! The review period has concluded. We greatly appreciate your participation in the review

4/21/25

Adnan Hamid, … Allen Baum30

4/11/25

MUST software mark unsued PTEs in a page directory as not valid ?

That is an microarchitectural fix for this issue - but is implicitly allowed by the architecture, as

unread,

MUST software mark unsued PTEs in a page directory as not valid ?

That is an microarchitectural fix for this issue - but is implicitly allowed by the architecture, as

4/11/25

Allen Baum, Greg Favor6

4/9/25

memory mapped control registers

On Wed, Apr 9, 2025, 12:15 PM Allen Baum <allen...@esperantotech.com> wrote: Maybe my

unread,

memory mapped control registers

On Wed, Apr 9, 2025, 12:15 PM Allen Baum <allen...@esperantotech.com> wrote: Maybe my

4/9/25

3/4/25

BDEP & BEXT instruction in RISC-V

Greetings everyone, We've been working on optimizing RISC-V for big data tools like Spark and

unread,

BDEP & BEXT instruction in RISC-V

Greetings everyone, We've been working on optimizing RISC-V for big data tools like Spark and

3/4/25

Adnan Hamid, … Greg Favor9

3/3/25

may cbo.flush on non-cacheable memory raise an exception ?

Hi Greg, Got it. Where should such questions requesting clarification of the specification from

unread,

may cbo.flush on non-cacheable memory raise an exception ?

Hi Greg, Got it. Where should such questions requesting clarification of the specification from

3/3/25

1/23/25

Misc/RFC: Changing encoding for my jumbo-prefix extension...

After thinking some, I decided to change the scheme I was using for encoding jumbo prefixes in my

unread,

Misc/RFC: Changing encoding for my jumbo-prefix extension...

After thinking some, I decided to change the scheme I was using for encoding jumbo prefixes in my

1/23/25

Sunil V L, Heinrich Schuchardt5

1/14/25

Public Review of the ACPI RISC-V IO Mapping Table (RIMT) Specification

On Tue, Jan 14, 2025 at 02:17:37PM +0100, Heinrich Schuchardt wrote: > On 14.01.25 13:52, Sunil VL

unread,

Public Review of the ACPI RISC-V IO Mapping Table (RIMT) Specification

On Tue, Jan 14, 2025 at 02:17:37PM +0100, Heinrich Schuchardt wrote: > On 14.01.25 13:52, Sunil VL

1/14/25

Ved Shanbhogue3

12/21/24

Public Review of the RISC-V Server SoC Specification

Greetings ! The review period for the RISC-V Server SoC Specification has concluded. Feedback

unread,

Public Review of the RISC-V Server SoC Specification

Greetings ! The review period for the RISC-V Server SoC Specification has concluded. Feedback

12/21/24

Christian Herber, … BGB10

12/13/24

Public review for standard extensions Zilsd & Zclsd

The public review is complete. Thanks to everybody who participated. The following were the primary

unread,

Public review for standard extensions Zilsd & Zclsd

The public review is complete. Thanks to everybody who participated. The following were the primary

12/13/24

L Peter Deutsch, … Bruce Hoult5

12/6/24

Reading spec-in-development docs

https://github.com/riscv/riscv-dot-product/releases/download/v0.0.1/dot-product.pdf On Sat, Dec 7,

unread,

Reading spec-in-development docs

https://github.com/riscv/riscv-dot-product/releases/download/v0.0.1/dot-product.pdf On Sat, Dec 7,

12/6/24

L Peter Deutsch, BGB2

12/3/24

Compiler impact of RVA20/22/23U64 adoption

On 12/3/2024 12:27 PM, L Peter Deutsch wrote: > I'm writing a compiler one of whose targets is

unread,

Compiler impact of RVA20/22/23U64 adoption

On 12/3/2024 12:27 PM, L Peter Deutsch wrote: > I'm writing a compiler one of whose targets is

12/3/24

11/17/24

How to skip Vector extension (v) when building riscv-tests?

Hi, experts: I did not include Vector extension (v) when building my RISC-V GNU toolchain; the ISA is

unread,

How to skip Vector extension (v) when building riscv-tests?

Hi, experts: I did not include Vector extension (v) when building my RISC-V GNU toolchain; the ISA is

11/17/24

Search

Clear search

Close search

Google apps

Main menu