In a pipelined architecture , if the address of root page table (ppn in satp reg) is updated while virtual memory is active, should implementation flush the tlb's without even waiting for sfence vma to be executed?thanks.
-regards---Vithurson
You received this message because you are subscribed to the Google Groups "RISC-V SW Dev" group.
To unsubscribe from this group and stop receiving emails from it, send an email to sw-dev+un...@groups.riscv.org.
To post to this group, send email to sw-...@groups.riscv.org.
Visit this group at https://groups.google.com/a/groups.riscv.org/group/sw-dev/.
To view this discussion on the web visit https://groups.google.com/a/groups.riscv.org/d/msgid/sw-dev/18d3ba3a-dc55-4434-9c54-98229b6f4c0e%40groups.riscv.org.
Sfence-vma should flush the pipeline also?
does current riscv-linux require asid to be implemented?
To view this discussion on the web visit https://groups.google.com/a/groups.riscv.org/d/msgid/sw-dev/3046cebf-bf83-488e-8bb2-fcd0519a2f20%40groups.riscv.org.