Test-case for sample accelerators in RoccExampleConfig

163 views
Skip to first unread message

Anuj

unread,
Jul 2, 2016, 6:55:13 PM7/2/16
to RISC-V SW Dev
Hi folks,

Can someone please point me to the test-cases for sample accelerators in RoccExampleConfig of the rocket core?

Thanks & regards,
Anuj Rao
Staff Researcher
Centre for Dark Silicon, UCSD

Evgeni Krimer

unread,
Jul 27, 2016, 12:18:41 PM7/27/16
to RISC-V SW Dev
Hi Anuj,

I am aware of these two resources, HPCA workshop and a Berkeley class lab:

Both describe a case for SHA3 accelerator.

Code used in HPCA workshop is checked in here:

I had issues to follow the examples in rocc-template and got them to work at then end only when compiled using the same args as used in benchmarks in riscv-tests (sorry it has been a while so I don't have more details to share).

Hope it helps,
Evgeni

Schuyler Eldridge

unread,
Jul 27, 2016, 6:22:22 PM7/27/16
to Evgeni Krimer, RISC-V SW Dev
This is actually something that I've been meaning to do as I wasn't aware of any example software available for the example RoCC accelerators (maybe I'm missing something?).

Anyway, I threw together a quick example here: https://github.com/seldridge/rocket-rocc-examples

This currently only provides software for the Accumulator example with the following functions supported:
  * doWrite
  * doRead
  * doAccum

The load from L1 isn't working for me for whatever reason (I'm tripping a SimpleHellaCaceIF assertion and I don't know if this is me, rocc.scala, or something else...). However, this should be a basic enough example to start from.

--
You received this message because you are subscribed to the Google Groups "RISC-V SW Dev" group.
To unsubscribe from this group and stop receiving emails from it, send an email to sw-dev+un...@groups.riscv.org.
To post to this group, send email to sw-...@groups.riscv.org.
Visit this group at https://groups.google.com/a/groups.riscv.org/group/sw-dev/.
To view this discussion on the web visit https://groups.google.com/a/groups.riscv.org/d/msgid/sw-dev/326cc7b0-ae76-4be4-bb0d-7bd501f186d4%40groups.riscv.org.

Evgeni Krimer

unread,
Jul 27, 2016, 6:28:27 PM7/27/16
to RISC-V SW Dev, ekr...@nvidia.com.test-google-a.com
*-sw is emulation implementation
*-rocc uses rocc  <<< I assume this is the sw example you are asking for
*-bm is a bare metal version of both (no printfs etc)
Reply all
Reply to author
Forward
0 new messages