Ripes version 2.2.0, a graphical processor simulator and assembly editor for the RISC-V ISA, has just been released.
Major new features includes:
- Support for memory mapped I/O, with a few example devices such as an LED matrix and switches.
- Two new processor models:
- A 6-stage dual-issue processor, for illustrating a design point capable of reaching an IPC > 1
- A 5-stage processor without forwarding
- Complete rework of the assembler/disassembler infrastructure; added more directives, expression evaluation, as well as simplifying the process of adding new ISAs to Ripes.
- Real-time plotting of cache simulation statistics.
- A bunch of UI changes as well as general performance improvements.
If this sounds interesting, I highly suggest that you check out the new release, to both benefit from the many bug fixes and new features that's been made available over the last ~year, since version 2.0.0.
Below is an image of the new 6-stage dual-issue model in darkmode.