Non-maskable-interrupt question: Should interrupt bit in mcause be set?

[Joseph Rahmeh]

Hi All,

 

The privileged architecture spec states that the most significant bit of mcause should be set to 1 in the case of an interrupt:

    The Interrupt bit in the mcause register is set if the trap was caused by an interrupt.

 

The section on non-maskable interrupt does not mention the most-significant bit of mcause.  Should that bit be set when a non-maskable-interrupt is taken?

 

Thanks,

 

Joe Rahmeh

 

[kr...@berkeley.edu]

It would make sense to follow this pattern, even if NMI is
distinguishable by the different entry point.

Platforms will ultimately be responsible for specifying their NMI cause values.

Krste

| --
| You received this message because you are subscribed to the Google Groups
| "RISC-V ISA Dev" group.
| To unsubscribe from this group and stop receiving emails from it, send an email
| to isa-dev+u...@groups.riscv.org.
| To post to this group, send email to isa...@groups.riscv.org.
| Visit this group at https://groups.google.com/a/groups.riscv.org/group/isa-dev/
| .
| To view this discussion on the web visit https://groups.google.com/a/
| groups.riscv.org/d/msgid/isa-dev/
| MWHPR04MB0254008A96D7E4A32D1CFDCEFB210%40MWHPR04MB0254.namprd04.prod.outlook.com
| .