Question about implementing RISC-V to Xilinx Spartan6 custom board

825 views
Skip to first unread message

Mirae Kim

unread,
Aug 12, 2016, 5:49:56 AM8/12/16
to RISC-V ISA Dev
Hello, 


I am a newbie to RISC-V. 
I am trying to implement RISC-V processor to my custom designed Xilinx Spartan6 FPGA board.
My question is, 

1. Is it possible to implement RISC-V processor to the board I am using? 
2. Are there any constraints like RISC-V is not supporting specific FPGA board? or any others? 
    Is it for all FPGA?  
3. Do you have any manuals about using RISC-V to FPGA? 
4. Which tool do I have to use if I want to implement RISC-V to my board?

Megan Wachs

unread,
Aug 12, 2016, 11:15:07 AM8/12/16
to Mirae Kim, RISC-V ISA Dev
Hi Mirae,

It is certainly possible to implement a RISC-V processor on a Spartan 6 FPGA. This link shows some example boards that have done so: http://www.nxlab.fer.hr/fpgarduino/#boards

RISC-V is a specification, not an actual implementation. So in theory a RISC-V processor could be implemented on just about any FPGA board. But if someone hasn't actually created & shared an implementation for your specific board, you would probably need to build the system and  flow yourself. You can use the Xilinx toolchain to synthesize the Verilog and get the design onto your specific FPGA.

You could use an open-source project like https://github.com/ucb-bar/rocket-chip to create the RISC-V processor Verilog, then build the rest of the system around the processor specific for your FPGA. 

Once you have an implementation, you can use https://github.com/riscv/riscv-tools to do all things software related, like compiling C code to run on your FPGA.

Megan
 

--
You received this message because you are subscribed to the Google Groups "RISC-V ISA Dev" group.
To unsubscribe from this group and stop receiving emails from it, send an email to isa-dev+unsubscribe@groups.riscv.org.
To post to this group, send email to isa...@groups.riscv.org.
Visit this group at https://groups.google.com/a/groups.riscv.org/group/isa-dev/.
To view this discussion on the web visit https://groups.google.com/a/groups.riscv.org/d/msgid/isa-dev/5c2d17c0-8ed3-4424-a47a-0474508215ad%40groups.riscv.org.



--
Megan A. Wachs
Engineer | SiFive, Inc 
300 Brannan St, Suite 403 
San Francisco, CA  94107 
Reply all
Reply to author
Forward
0 new messages