Reading through the RiscV "V" Vector Extensions 1.0, I cannot find the encodings for the vector load/store segment instructions (unit stride, strided, indexed). All the other load instructions seem to be well described. Does anyone have any pointers?
--
You received this message because you are subscribed to the Google Groups "RISC-V ISA Dev" group.
To unsubscribe from this group and stop receiving emails from it, send an email to isa-dev+u...@groups.riscv.org.
To view this discussion on the web visit https://groups.google.com/a/groups.riscv.org/d/msgid/isa-dev/e21d2f04-3d0a-497f-be18-a761f137b7fdn%40groups.riscv.org.
The
nf[2:0]
field encodes the number of fields in each segment. For regular vector loads and stores,nf
=0, indicating that a single value is moved between a vector register group and memory at each element position. Larger values in thenf
field are used to access multiple contiguous fields within a segment as described below in Section Vector Load/Store Segment Instructions.
The
nf[2:0]
field also encodes the number of whole vector registers to transfer for the whole vector register load/store instructions.