Hi everyone,
I am trying to reduce the area of the rocket chip design.
One approach I would like to do is to remove the debug module (debug_1) which is instantiated under ExampleRocketSystem.
From area report, this module is nearly same size as pbus. Does anyone know how to remove this from rocket chip scala code.
So that the generated verilog code will not have the debug module?
Thanks,
Sunny