How to generate Verilog file for Icache of Rocketchip?

[Srishti Sharma]

I am working on the instruction cache of rocket chip as a part of my project, but I am not able to figure out how will test only the icache and generate it's Verilog code.I am using IntelliJ ide on MacOS