This should be asked over on the Chipyard Google group rather than here,
Krste
>>>>> On Mon, 13 Mar 2023 00:23:47 -0700 (PDT), 李林 <
zxcab...@gmail.com> said:
| Now we have used chipyard to generate a SmallBoom core and also generate the bitstream about the vcu118 board, but our existing fpga board is zynq series and we want to put the
| generated bitstream on top of the zynq board to test it, so does anyone know how to generate the bitstream related to the zynq-fpga board?
| --
| You received this message because you are subscribed to the Google Groups "RISC-V HW Dev" group.
| To unsubscribe from this group and stop receiving emails from it, send an email to
hw-dev+un...@groups.riscv.org.
| To view this discussion on the web visit
https://groups.google.com/a/groups.riscv.org/d/msgid/hw-dev/9b215665-559d-42cc-8a34-8605a2e3103cn%40groups.riscv.org.