Feedback for first major educational project

Skip to first unread message

Garrison Taylor

Jun 28, 2021, 4:26:42 PMJun 28
to RISC-V HW Dev

I've been working on an RV32I implementation for the past few weeks for my own education. I'm looking for some feedback on it since this is my first verilog project and I would like to keep moving forward with 64-bit, extensions, peripherals, etc. I'm reasonably certain it's risc-v compliant but I'm very new to verilog and I'm not sure if my organization/conventions are anywhere near correct. Here's my code. Any resources I could use, such as documentation, books, articles, anything that could help with improving what I currently have and expanding on it would also be greatly appreciated. Thanks in advance.


Jun 29, 2021, 6:35:45 AMJun 29
to RISC-V HW Dev,
Books (please check if there are newer editions):

Verilator is a great and fast SystemVerilog simulator, used my many (most) CPU design projects.
While it covers a larger part of the SV language than Icarus, it has limitations and some learning curve. 

Not all language constructs can be synthesized into hardware, in other words, they are not in the RTL subset of the language.
Use a free synthesis tool like Xilinx Vivado, Altera Quartus or an open source tool like Yosys for synthesis,
expect errors in need of fixing.

Include build scripts and instructions in files in the Git repository, it makes it easier to return to the project after taking some time off. It also makes it easier for others to help you with specific issues.

I had a quick glance at the code, it looks average, or good for a beginner.

You can use arrays and $readmemh() to load code into ROM.

After you get the basics to work, you should port:

It is good to have some reference to compare against, there are some online simulators available, there are also good offline simulators, but I am not sure which one to recommend.

Iztok Jeras
Reply all
Reply to author
0 new messages