We are creating a Processor Trace Group with the following charter:
Processor Trace Group Charter
Chair: Gajinder Panesar, UltraSoC, Co-Chair: Hugh Okeeffe, Ashling
The group shall standardize both a hardware interface to the RISCV core and a packet/data format which will enable the development of commercial and open source trace encoders to be supported by any tools vendors.
The interfaces are to provide enough information for:
a. Instruction Trace.
The interfaces should be suitable for in-order and out-of-order cores with extensions.
The group will standardize the data format for:
a. Compressed branch trace so that program flow can be reconstructed by debugging tools.
The group’s progress shall be evaluated after one year at which time the charter may be revised if necessary to narrow the scope of effort.
We have a number of parties who have expressed interest already. Please get in touch if you would like to be involved and we will try arrange an initial get together at the Barcelona workshop. We will schedule and start regular meetings soon.
We are having a face-to-face in Barcelona today but will try and get things, such as meetings etc, set up shortly.
You received this message because you are subscribed to a topic in the Google Groups "RISC-V HW Dev" group.
To unsubscribe from this topic, visit https://groups.google.com/a/groups.riscv.org/d/topic/hw-dev/KeNp8esqKLk/unsubscribe.
To unsubscribe from this group and all its topics, send an email to firstname.lastname@example.org.
To post to this group, send email to hw-...@groups.riscv.org.
Visit this group at https://groups.google.com/a/groups.riscv.org/group/hw-dev/.
To view this discussion on the web visit https://groups.google.com/a/groups.riscv.org/d/msgid/hw-dev/1cfdae0f-1958-4574-809b-30b39dc7c3c3%40groups.riscv.org.