How to implement TLB refresh in RISCV so that any load access will trigger TLB MISS?

26 views

Skip to first unread message

Bill mike

unread,

Jun 15, 2021, 4:45:51 AM6/15/21

to RISC-V HW Dev

Hello, how to implement TLB refresh in RISCV so that any load access will trigger TLB MISS? The RISCV manual says that sfence.vma instruction seems to refresh TLB, but I did not see any TLB miss after executing this instruction. Is there any way to make any TLB miss happen

Reply all

Reply to author

Forward

0 new messages