How to disable compression

[Nhon Quach]

Hi all,

Is there an assembly switch or a way that will allow me to prevent the RISCV assembler from generating compressed code?  If there is such a switch/way, do I still need to stay away from the compressed opcode in my assembler code? I am coding in assembly language.

Thanks,

Nhon

[Jim Wilson]

You can use -march and pass in an architecture that does not support
compressed instructions. Or you can put ".option norvc" in an
assembler source file to turn off compression. If you use a
compressed opcode, and compressed instructions are turned off, then
you will get an assembler error.

Jim

[Vasan VS]

You can use the --march options to be RV64IMAFD for your toolchain to be generated with non CISA of RISCV. 

Best wishes

Vasan 

--
You received this message because you are subscribed to the Google Groups "RISC-V SW Dev" group.
To unsubscribe from this group and stop receiving emails from it, send an email to sw-dev+unsubscribe@groups.riscv.org.
To post to this group, send email to sw-...@groups.riscv.org.
Visit this group at https://groups.google.com/a/groups.riscv.org/group/sw-dev/.
To view this discussion on the web visit https://groups.google.com/a/groups.riscv.org/d/msgid/sw-dev/CALXyL8H%3D8ehV%2Boj0h5XTz2zimA_SThVm8xz%3DQAtyxoXbapDFkA%40mail.gmail.com.