tlb flush

49 views
Skip to first unread message

vithurson subasharan

unread,
Feb 20, 2019, 11:22:19 AM2/20/19
to RISC-V SW Dev
In a pipelined architecture , if the address of root page table (ppn in satp reg) is updated while virtual memory   is active, should implementation flush the tlb's without even waiting for sfence vma to be executed?
thanks.
-regards
-Vithurson

Andrew Waterman

unread,
Feb 20, 2019, 1:49:49 PM2/20/19
to vithurson subasharan, RISC-V SW Dev
On Wed, Feb 20, 2019 at 8:22 AM vithurson subasharan <vith...@gmail.com> wrote:
In a pipelined architecture , if the address of root page table (ppn in satp reg) is updated while virtual memory   is active, should implementation flush the tlb's without even waiting for sfence vma to be executed?
thanks.

In a conventional microarchitecture, you don’t need to flush the TLB in this situation. Software needs to explicitly use an SFENCE.VMA if mappings have changed. This design is necessary to support ASIDs: if every satp write caused a TLB flush, having ASIDs would not improve performance.

-regards
-Vithurson

--
You received this message because you are subscribed to the Google Groups "RISC-V SW Dev" group.
To unsubscribe from this group and stop receiving emails from it, send an email to sw-dev+un...@groups.riscv.org.
To post to this group, send email to sw-...@groups.riscv.org.
Visit this group at https://groups.google.com/a/groups.riscv.org/group/sw-dev/.
To view this discussion on the web visit https://groups.google.com/a/groups.riscv.org/d/msgid/sw-dev/18d3ba3a-dc55-4434-9c54-98229b6f4c0e%40groups.riscv.org.

vithurson subasharan

unread,
Feb 20, 2019, 2:06:31 PM2/20/19
to Andrew Waterman, RISC-V SW Dev
Sfence-vma should flush the pipeline also? 

Andrew Waterman

unread,
Feb 20, 2019, 2:12:35 PM2/20/19
to vithurson subasharan, RISC-V SW Dev
On Wed, Feb 20, 2019 at 11:06 AM vithurson subasharan <vith...@gmail.com> wrote:
Sfence-vma should flush the pipeline also? 

Yeah.

vithurson subasharan

unread,
Feb 22, 2019, 7:52:15 AM2/22/19
to RISC-V SW Dev, vith...@gmail.com
does current riscv-linux require asid to be implemented?

Andrew Waterman

unread,
Feb 22, 2019, 1:12:10 PM2/22/19
to vithurson subasharan, RISC-V SW Dev
On Fri, Feb 22, 2019 at 4:52 AM vithurson subasharan <vith...@gmail.com> wrote:
does current riscv-linux require asid to be implemented?

No. When ASID support is eventually added to RISC-V Linux, it will be optional.

Reply all
Reply to author
Forward
0 new messages