| View:
|
Topic list, Topic summary
|
Topics 1 - 10 of 10
|
You cannot post messages because only members can post, and you are not currently a member.
Description:
This is the official group of http://digitalelectronics.blogspot.com - The Digital Electronics Blog. Start posting your questions and get answers from our experts or our fellow readers.
|
|
|
Interview Question 5
|
| |
There is a series combination of :
-- pmos---pmos--- pmos----nmos
leftmost pmos is connected to Vdd nmos to gnd and output is taken from
between 2nd and 3rd pmos. When an input combination is such that all
devices are turned on will the output be pulled up or pulled down?
|
|
|
Interview Question 7
|
| |
1. What happens if we increase the no of contacts or via from one
metal layer to the next?
2. In the design of a large inverter why do we prefer to connect small
transistors in parallel(thus increasing effective width) rather than
make one transistor with large width?
3. Suppose u have a combinational circuit between two flip flops... more »
|
|
|
Interview Question 6
|
| |
There are three adjacent parallel metal lines. Two out of phase
signals pass through the outer two lines what are the waveforms in the
center line. What will be the waveform if signal in outer lines are in
phase with each other?
|
|
|
Interview Question 4
|
| |
Consider 2 NMOS transistors stacked one on another as Q1(bottom
transistor, Vb1 is the gate input) and Q2(top transistor, Vb2 is the
gate input). The drain of Q2 is connected to Vdd and the threshold
voltage of the transistor is 0.7V. Vb1=1v, Vb2=2v, When Vdd change
from 5V to 0V, draw the current flow through the transistors VS Vdd.... more »
|
|
|
Interview Question 3
|
| |
A FSM for an anti-lock brake system accepts two inputs =96 wheel and
time, and generates a single output =96 unlock. The wheel input pulses
high for one clock cycle each time the wheel rotates a small amount.
The time input pulses high for one clock cycle every 10ms. If the
machine detects two time pulses since the last wheel pulse, unlock is... more »
|
|
|
Interview Question 2
|
| |
In many communication and networking systems such as 100Mbit Ethernet,
the signal transmitted on the communication line uses a non-return-to
zero inverted (NRZI) format. You are to design the circuit that
converts any message sequence of 0s and 1s to a sequence of NRZI
format. The NRZI encoding rules are as follows:... more »
|
|
|
Interview Question
|
| |
Using adders, shift registers, multiplexers, flip-flops or anything
else that you need, sketch the data path for a 4-bit multiplier that
takes 4 cycles to generate an 8-bit unsigned product from two 4-bit
unsigned inputs.
|
No more topics in this group.
|
|
|
