Google Groups no longer supports new Usenet posts or subscriptions. Historical content remains viewable.
Dismiss
AMD unveils EPYC Milan-X processors with up to 768MB of L3 cache per socket
2 views
Skip to first unread message
Amine Moulay Ramdane
Nov 23, 2021, 1:22:47 PM11/23/21
to
Hello,
I am a white arab from Morocco, and i think i am smart since i have also
invented many scalable algorithms and algorithms..
AMD unveils EPYC Milan-X processors with up to 768MB of L3 cache per socket
AMD announced the first official details for the Milan-X chips – a modification of the EPYC Milan server processors with 3D-stacked L3 cache (dubbed 3D V-Cache), which can be up to 768 MB in size. That massive hunk of cache can speed up workloads by 50% on average.
The memory latency of EPYC Milan-X chips has been lowered by 51% within a NUMA node and 42% lower between nodes.
Read more here:
https://www.gsmarena.com/amd_unveils_epyc_milanx_processors_with_up_to_768mb_of_l3_cache_per_socket-news-51767.php
Thank you,
Amine Moulay Ramdane.
I am a white arab from Morocco, and i think i am smart since i have also
invented many scalable algorithms and algorithms..
AMD unveils EPYC Milan-X processors with up to 768MB of L3 cache per socket
AMD announced the first official details for the Milan-X chips – a modification of the EPYC Milan server processors with 3D-stacked L3 cache (dubbed 3D V-Cache), which can be up to 768 MB in size. That massive hunk of cache can speed up workloads by 50% on average.
The memory latency of EPYC Milan-X chips has been lowered by 51% within a NUMA node and 42% lower between nodes.
Read more here:
https://www.gsmarena.com/amd_unveils_epyc_milanx_processors_with_up_to_768mb_of_l3_cache_per_socket-news-51767.php
Thank you,
Amine Moulay Ramdane.
0 new messages