Your reply message has not been sent.
Your post was successful
already5cho...@yahoo.com writes:You mean, that, if there is a data (flow) dependence chain between two
>2. Implied read dependency barrier
loads, the second load will not see an earlier memory state than the
Does the IA-32 and AMD64 architecture guarantee that? I know that
You must Sign in before you can post messages.
To post a message you must first join this group.
Please update your nickname on the subscription settings page before posting.
You do not have the permission required to post.