The group you are posting to is a Usenet group. Messages posted to this group will make your email address visible to anyone on the Internet.
Your reply message has not been sent.
Your post was successful
Newsgroups: comp.arch, comp.programming.threads
From: an...@mips.complang.tuwien.ac.at (Anton Ertl)
Date: Mon, 20 Nov 2006 10:15:59 GMT
Local: Mon, Nov 20 2006 5:15 am
Subject: Re: x86 Sequential Consistency
You mean, that, if there is a data (flow) dependence chain between two
loads, the second load will not see an earlier memory state than the first load? Does the IA-32 and AMD64 architecture guarantee that? I know that - anton You must Sign in before you can post messages.
To post a message you must first join this group.
Please update your nickname on the subscription settings page before posting.
You do not have the permission required to post.
| ||||||||||||||