The group you are posting to is a Usenet group. Messages posted to this group will make your email address visible to anyone on the Internet.
Your reply message has not been sent.
Your post was successful
Newsgroups: comp.arch
From: Terje Mathisen <"terje.mathisen at tmsw.no">
Date: Fri, 22 Jun 2012 09:22:35 +0200
Local: Fri, Jun 22 2012 3:22 am
Subject: Re: Virtual address Memory Protection Unit
MitchAlsup wrote:
Is it even possible to have good performance with a TLB which is too > We found that as you scale back the computation power (i.e. > complexity) ofthe core, you can dramatically scale back to size of > the TLB. So you might need a 64-entry FA TLB backed up by a 512-entry > 4-way set TLB for a great big OoO core; you can get away with a > 32-entry FA TLB fro a core of 1/2 to compute power of its GBOoO > bretheren. > Other smaller earlier cores point to a serious disadvantage if/when
small to cover the cache hierarchy? I.e. I remember fondly (NOT!) the Pentium model that had 512 KB L2 cache We got very distinct performance knees when the working set passed the Can you reload TLB entries fast enough (from cache?) that this problem Terje
-- You must Sign in before you can post messages.
To post a message you must first join this group.
Please update your nickname on the subscription settings page before posting.
You do not have the permission required to post.
| ||||||||||||||