Account Options

  1. Sign in
The old Google Groups will be going away soon.
Switch to the new Google Groups.
Google Groups Home
« Groups Home
Free GUI top level integration tool for Verilog and VHDL
There are currently too many topics in this group that display first. To make this topic appear first, remove this option from another topic.
There was an error processing your request. Please try again.
flag
  4 messages - Collapse all  -  Translate all to Translated (View all originals)
The group you are posting to is a Usenet group. Messages posted to this group will make your email address visible to anyone on the Internet.
Your reply message has not been sent.
Your post was successful
 
From:
To:
Cc:
Followup To:
Add Cc | Add Followup-to | Edit Subject
Subject:
Validation:
For verification purposes please type the characters you see in the picture below or the numbers you hear by clicking the accessibility icon. Listen and type the numbers you hear
 
vtxsupp...@hotmail.com  
View profile  
 More options Feb 5, 10:59 am
Newsgroups: comp.arch.fpga
From: vtxsupp...@hotmail.com
Date: Sun, 5 Feb 2012 07:59:27 -0800 (PST)
Local: Sun, Feb 5 2012 10:59 am
Subject: Free GUI top level integration tool for Verilog and VHDL
VTC has been developed for very long time. It has been used in many
projects and proven to be useful. It should have been available for
you long time ago. But I have to spend many years to study laws alone
to face to the lawyers from leading EDA, because the counsel fee is
too expensive for me. Not long ago, finally my patent was judged to be
valid. So I have time to build this website to show some of my ideas.
http://www.veriloghdl.org
Thanks.

 
You must Sign in before you can post messages.
To post a message you must first join this group.
Please update your nickname on the subscription settings page before posting.
You do not have the permission required to post.
vtxsupp...@hotmail.com  
View profile  
 More options Mar 12, 10:57 am
Newsgroups: comp.arch.fpga
From: vtxsupp...@hotmail.com
Date: Mon, 12 Mar 2012 07:57:40 -0700 (PDT)
Local: Mon, Mar 12 2012 10:57 am
Subject: Re: Free GUI top level integration tool for Verilog and VHDL
Hi,
Pleased to introduce my new tool, VTM 2012. It is intended to be a
table based edit tool for Verilog/VHDL module's interface definition,
and unify the process of HDL coding and document writing. A demo is at
http://www.veriloghdl.org/demo.html
These tools enable you to build the design's framework, both top down
and bottom up styles. I want to design the HDL in even higher level. I
would like to get some ideas on how people think it before VTM's
completeness. I am now considering to add system verilog interface
feature to it. But I see very few people using system verilog feature
like interface in their RTL designs. Do you think it a valuable
feature? Any comment is welcome.
Thanks

 
You must Sign in before you can post messages.
To post a message you must first join this group.
Please update your nickname on the subscription settings page before posting.
You do not have the permission required to post.
wzab  
View profile  
 More options Mar 16, 5:24 am
Newsgroups: comp.arch.fpga
From: wzab <wza...@gmail.com>
Date: Fri, 16 Mar 2012 02:24:42 -0700 (PDT)
Local: Fri, Mar 16 2012 5:24 am
Subject: Re: Free GUI top level integration tool for Verilog and VHDL
On 12 Mar, 15:57, vtxsupp...@hotmail.com wrote:

> Hi,
> Pleased to introduce my new tool, VTM 2012. It is intended to be a
> table based edit tool for Verilog/VHDL module's interface definition,
> and unify the process of HDL coding and document writing. A demo is athttp://www.veriloghdl.org/demo.html
> These tools enable you to build the design's framework, both top down
> and bottom up styles. I want to design the HDL in even higher level. I
> would like to get some ideas on how people think it before VTM's
> completeness. I am now considering to add system verilog interface
> feature to it. But I see very few people using system verilog feature
> like interface in their RTL designs. Do you think it a valuable
> feature? Any comment is welcome.
> Thanks

How does it compare to the old good and free Perlilog (
http://www.billauer.co.il/perlilog.html )?
--
Regards,
WZab

 
You must Sign in before you can post messages.
To post a message you must first join this group.
Please update your nickname on the subscription settings page before posting.
You do not have the permission required to post.
vtxsupp...@hotmail.com  
View profile  
 More options Mar 20, 12:37 pm
Newsgroups: comp.arch.fpga
From: vtxsupp...@hotmail.com
Date: Tue, 20 Mar 2012 09:37:09 -0700 (PDT)
Local: Tues, Mar 20 2012 12:37 pm
Subject: Re: Free GUI top level integration tool for Verilog and VHDL
Hi WZab,
I think all the tools for top level integration have the similar object and outputs. The difference is how to use them.
VTC is very different from other tools.
A good and quick way to learn VTC is through a quick demo at http://www.veriloghdl.org/demos/demo1.htm
Users' goal is to instantiate and connect modules. I saw many people dislike such a job. I think through this job one can get a clear knowledge of the whole project and a sense of achievement. VTC is very easy to learn. You can even start to use it without learning. At the same time, many powerful function can guide user's operation.
One aim of VTC is to cost users' least operation. User can directly get the correct result because no opportunity to make a mistake. Users need not to learn additional complicated rules.
I hope this answers your question. For detailed comparisons, you can give a sample and your current way. I will describe how VTC do it.

Thanks


 
You must Sign in before you can post messages.
To post a message you must first join this group.
Please update your nickname on the subscription settings page before posting.
You do not have the permission required to post.
End of messages
« Back to Discussions « Newer topic     Older topic »